Skip to main content
SpringerLink
Log in

Effective Designs of Reversible Vedic Multiplier

  • Published:
International Journal of Theoretical Physics Aims and scope Submit manuscript

Abstract

Power dissipation problem is one of the most challenging problems in designing conventional electronic circuits. One of the best approaches to overcome this problem is to design reversible circuits. Nowadays, reversible logic is considered as a new field of study that has various applications such as optical information processing, design of low power CMOS circuits, quantum computing, DNA computations, bioinformatics and nanotechnology. Due to the vulnerability of the digital circuits to different environmental factors, the design of circuits with error-detection capability is considered a necessity. Parity preserving technique is known as one of the most famous methods for providing error-detection ability. Multiplication operation is considered as one of the most important operations in computing systems, which can play a significant role in increasing the efficiency of such systems. In this paper, two efficient 4-bit reversible multipliers are proposed using the Vedic technique. The Vedic technique is able to increase the speed of multiplication operation by producing partial products and their sums simultaneously in a parallel manner. The first architecture lacks the parity preserving potential, while the second architecture has the ability parity preserving. Since a 4-bit Vedic multiplier includes 2-bit Vedic multipliers and 4-bit ripple carry adders (RCA), so in the first design, TG, PG and FG gates have been used to design an efficient 2-bit reversible Vedic multiplier, as well as PG gate and HNG block have been applied as a half-adder (HA) and full-adder (FA) in the 4-bit RCAs. Also, in the second design, 2-bit parity preserving reversible Vedic multiplier has been designed using FRG, DFG, ZCG and PPTG gates as well as ZCG and ZPLG blocks have been utilized as HA and FA in the 4-bit RCAs. Proposed designs are compared in terms of evaluation criteria of circuits such as gate count (GC), number of constant inputs (CI), number of garbage outputs (GO), quantum cost (QC), and hardware complexity. The results of the comparisons indicate that the proposed designs are more efficient compared to available counterparts.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25

Similar content being viewed by others

References

  1. Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183–191 (1961)

    Article  MathSciNet  MATH  Google Scholar 

  2. Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525–532 (1973)

    Article  MathSciNet  MATH  Google Scholar 

  3. Biswas, A.K., Hasan, M.M., Chowdhury, A.R., Hasan Babu, H.M.: Efficient approaches for designing reversible binary coded decimal adders. Microelectron. J. 39(12), 1693–1703 (2008)

    Article  Google Scholar 

  4. M. Noorallahzadeh, and M. Mosleh, “Efficient designs of reversible latches with low quantum cost,” IET Circ Device Syst, vol. In Press, (2019)

  5. Thapliyal, H., Srinivas, M., Arabnia, H.R.: A reversible version of 4 x 4 bit Array multiplier with minimum gates and garbage outputs. In: ESA, pp. 106–116 (2005)

    Google Scholar 

  6. Thapliyal, H., Srinivas, M.: Novel reversible multiplier architecture using reversible TSG gate. In: in the 4th ACS/IEEE international conference on computer systems and applications, Dubai, UAE (2006)

    Google Scholar 

  7. Shams, M., Haghparast, M., Navi, K.: Novel reversible multiplier circuit in nanotechnology. World Appl. Sci. J. 3(5), 806–810 (2008)

    Google Scholar 

  8. Akbar, E.P.A., Haghparast, M., Navi, K.: Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology. Microelectron. J. 42(8), 973–981 (2011)

    Article  Google Scholar 

  9. Babazadeh, S., Haghparast, M.: Design of a nanometric fault tolerant reversible multiplier circuit. JBASR. 2(2), 1355–1361 (2012)

  10. Qi, X., et al.: Design of fast fault tolerant reversible signed multiplier. International Journal of Physical Sciences. 7(17), 2506–2514 (2012)

    Google Scholar 

  11. Saligram, R., Rakshith, T.: Optimized reversible vedic multipliers for high speed low power operations. In: IEEE Conference on Information & Communication Technologies (ICT), pp. 809–814 (2013)

    Google Scholar 

  12. Haghparast, M., Shams, M.: A novel nanometric parity preserving reversible Vedic multiplier. JBASR. 3(8), 771–776 (2013)

  13. Panchal, V.K., Nayak, V.H.: Analysis of multiplier circuit using reversible logic. International Journal for Innovative Resaerch in Science & Technology. 1(6), 279–284 (2014)

    Google Scholar 

  14. Srikanth, G., Kumar, N.S.: Design of High speed low power reversible Vedic multiplier and reversible divider. Int. J. Eng. Res. Appl. 4(9), 70–74 (2014)

    Google Scholar 

  15. Bhardwaj, P., Singh, M.: An improved design of a fault tolerant reversible binary parallel multiplier. International (IJETR). 2(9), 72–76 (2014)

  16. Sahu, A., Sahu, A.K.: High speed fault tolerant reversible vedic multiplier. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN. 2(6), 2349–2163 (2014)

    Google Scholar 

  17. Sahu, A., Sahu, A.K.: Design of high speed 64x64 bit fault tolerant reversible Vedic multiplier. International Reseach Journal of Engineering and Technology. 2(3), 880–887 (2015)

    Google Scholar 

  18. Valinataj, M.: Design of parity-preserving reversible logic signed array multipliers. World Academy of Science, Engineering and Technology, International Journal of Mathematical, Computational, Physical, Electrical and Computer Engineering. 11(7), 250–257 (2017)

    Google Scholar 

  19. Babu, K.S., Surendra, S.: Reversible ALU design using low power Vedic multiplier. International Journal of Research and Engineering. 4(4), 107–113 (2017)

    Google Scholar 

  20. Haghparast, M., et al.: Optimized reversible multiplier circuit. J Circuit Syst Comp. 18(02), 311–323 (2009)

  21. E. PourAliAkbar, and M. Mosleh, “An efficient design for reversible wallace unsigned multiplier,” Theor. Comput. Sci., 773 ,43-52 (2018)

  22. Toffoli, T.: Reversible computing. In: International colloquium on automata, languages, and programming, pp. 632–644 (1980)

    Chapter  Google Scholar 

  23. Peres, A.: Reversible logic and quantum computers. Phys. Rev. A. 32(6), 3266–3276 (1985)

    Article  ADS  MathSciNet  Google Scholar 

  24. Haghparast, M., et al.: Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Appl. Sci. J. 3(6), 974–978 (2008)

    Google Scholar 

  25. Fredkin, E., Toffoli, T.: Conservative logic. Int. J. Theor. Phys. 21(3–4), 219–253 (1982)

    Article  MathSciNet  MATH  Google Scholar 

  26. Zhou, R.-G., Li, Y.-C., Zhang, M.-Q.: Novel designs for fault tolerant reversible binary coded decimal adders. Int. J. Electron. 101(10), 1336–1356 (2014)

    Article  Google Scholar 

  27. A. Jain, and S. C. Jain, “Towards implementation of fault tolerant reversible circuits,” in 1st international conference on emerging trends and applications in computer science, pp. 86–91 (2013)

  28. Vijeyakumar, K., Elango, S., Kalaiselvi, S.: VLSI implementation of high speed energy-efficient truncated multiplier. Journal of Circuits Systems and Computers. 27(05), 1850077 (2018)

    Article  Google Scholar 

  29. Jais, A., Palsodkar, P.: Design and implementation of 64 bit multiplier using vedic algorithm. In: 2016 International Conference on Communication and Signal Processing (ICCSP), pp. 0775–0779 (2016)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran

    Zahra Ariafar & Mohammad Mosleh

Authors
  1. Zahra Ariafar
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohammad Mosleh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohammad Mosleh.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ariafar, Z., Mosleh, M. Effective Designs of Reversible Vedic Multiplier. Int J Theor Phys 58, 2556–2574 (2019). https://doi.org/10.1007/s10773-019-04145-0

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10773-019-04145-0

Keywords

Search

Navigation