Abstract
In this paper we proposed a novel Distributed Arithmetic (DA) based block FIR filters for design of decision feed back equalizers. Here a block FIR filter is designed using DA architecture and is implement for DFE architecture. By introducing block FIR filter architecture the throughput rate for the design is increased. The proposed distributed arithmetic architecture is implemented in application specific integrated circuit (ASIC) Synopsis design compiler tool using SAED 90 nm technology. The application of decision feed back equalizer is implemented in Matlab Simulink and Xilinx system generator tool. The obtained results shows 71% less area delay product (ADP) and 65% less energy delay product (EDP) when compared with the existing architecture and the performance of the design is very high. By using proposed DA based DFE architecture the ISI noises can be removed and is well suited for digital communication systems.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Barry, J. R., Lee, E. A., & Messerschmitt, D. G. (2012). Digital communication. New York: Springer.
Grande, N. J., & Sridevi, S. (2017). Asic implementation of shared lut based distributed arithmetic in fir filter: Proceedings of the 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), (pp. 1–4). IEEE.
Jyothi, G. N., & Sriadibhatla, S. (2019). Asic implementation of low power, area efficient adaptive fir filter using pipelined da: Proceedings of the Microelectronics, Electromagnetics and Telecommunications, pp. 385–394. Springer.
Jyothi, G. N., & Sridevi, S. (2018). Low power, low area adaptive finite impulse response filter based on memory less distributed arithmetic. Journal of Computational and Theoretical Nanoscience, 15(6–7), 2003–2008.
Khan, M. T., & Ahamed, S. R. (2016). Low cost implementation of concurrent decision feedback equalizer using distributed arithmetic: Proceedings of the 2016 1st India International Conference on Information Processing (IICIP), (pp. 1–5). IEEE.
Lin, C. H., Wu, A. Y., & Li, F. M. (2006). High-performance vlsi architecture of decision feedback equalizer for gigabit systems. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(9), 911–915.
Lin, C. S., Lin, Y. C., Jou, S. J., & Shiou, M. T. (2007). Concurrent digital adaptive decision feedback equalizer for 10gbase-lx4 ethernet system. In Custom Integrated Circuits Conference, 2007. CICC’07. IEEE, (pp. 289–292). IEEE.
Lin, Y. C., Jou, S. J., & Shiue, M. T. (2012). High throughput concurrent lookahead adaptive decision feedback equaliser. IET Circuits, Devices & Systems, 6(1), 52–62.
NagaJyothi, G., & SriDevi, S. (2017). Distributed arithmetic architectures for fir filters-a comparative review: Proceedings of the 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET). (pp. 2684–2690). IEEE.
NagaJyothi, G., & Sridevi, S. (2019). High speed and low area decision feed-back equalizer with novel memory less distributed arithmetic filter. Multimedia Tools and Applications, 78, 1–15.
Oh, D., & Parhi, K. K. (2006). Low complexity design of high speed parallel decision feedback equalizers: Proceedings of the ASAP’06. International Conference on Application-specific Systems, Architectures and Processors. (pp. 118–124). IEEE.
Parhi, K. K. (2004). Pipelining of parallel multiplexer loops and decision feedback equalizers: Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, 2004. Proceedings.(ICASSP’04), vol. 5, (pp. V–21). IEEE.
Parhi, K. K. (2005). Design of multigigabit multiplexer-loop-based decision feedback equalizers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4, 489–493.
Parhi, K. K., & Messerschmitt, D. G. (1989). Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition. IEEE Transactions on Acoustics, Speech, and Signal Processing, 37(7), 1099–1117.
Peled, A., & Liu, B. (1974). A new hardware realization of digital filters. IEEE Transactions on Acoustics, Speech, and Signal Processing, 22(6), 456–462.
Prakash, M. S., Shaik, R. A., & Koorapati, S. (2016). An efficient distributed arithmetic-based realization of the decision feedback equalizer. Circuits, Systems, and Signal Processing, 35(2), 603–618.
Proakis, J. G., & Manolakis, D. G. (1996). Digital signal processing (Vol. 3). New Jersey: Prentice Hall.
Venkatachalam, S., & Ko, S. B. (2018). Approximate sum-of-products designs based on distributed arithmetic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 99, 1–5.
White, S. A. (1989). Applications of distributed arithmetic to digital signal processing: A tutorial review. IEEE ASSP Magazine, 6(3), 4–19.
Yoo, H., & Anderson, D. V. (2005). Hardware-efficient distributed arithmetic architecture for high-order digital filters. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, Proceedings.(ICASSP’05) (Vol. 5, pp. 5–125).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Vijetha, K., Naik, B.R. High performance area efficient DA based FIR filter for concurrent decision feedback equalizer. Int J Speech Technol 23, 297–303 (2020). https://doi.org/10.1007/s10772-020-09695-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10772-020-09695-x