Fig. 11
The nMOS and pMOS continuous time clocked semi floating gate (CCSFG) transistors. The input signal is applied to one of the FG nodes depending on the clock signal. The other FG node will be forced to V DD simultaneously
Fig. 11 | Analog Integrated Circuits and Signal Processing