Skip to main content
Log in

Design of low-power single-stage operational amplifiers based on an optimized settling model

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

Settling behavior of operational amplifiers (opamps) is important in many analog signal-processing applications. In this paper, the analysis of single-stage opamps based on settling time has been performed. A simple yet accurate model for the settling response of first-order opamps that modifies conventional models is proposed to revise the equations. The presented approach leads to a new simple settling-based design methodology for single-stage operational amplifiers. Circuit-level simulations demonstrate the effectiveness of the procedure.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

References

  1. Gray, P., Hurst, P. J., Lewis, S. H., & Meyer, R. (2001). Analysis and design of integrated circuits (4th ed.), Wiley.

  2. Razavi, B. (2001). Design of analog CMOS integrated circuits. McGraw-Hill.

  3. Leung, K. N., & Mok, P. K. T. (2001). Analysis of multistage amplifier frequency compensation. IEEE Transactions on Circuits and Systems I: Fundamental Theory, 48(9), 1041–1056.

    Article  Google Scholar 

  4. Murmann, B., & Boser, B. (2003). A 12b 75 MS/s pipelined ADC using open-loop residue amplification. IEEE Journal of Solid-State Circuits, 38(12), 2040–2050. doi:10.1109/JSSC.2003.819167.

    Article  Google Scholar 

  5. Grace, C. R., Hurst, P. J., & Lewis, S. H. (2005). A 12-bit 80-MSample/s Pipelined ADC With Bootstrapped Digital Calibration. IEEE Journal of Solid-State Circuits, 40(5), 1038–1046. doi:10.1109/JSSC.2005.845972.

    Article  Google Scholar 

  6. Aminzadeh, H., Danaie, M., & Lotfi, R. (2007). Design of two-stage miller-compensated amplifiers based on an optimized settling model. In Proc. Int. Conf. on VLSI Design held jointly with Int. Conf. on Embedded Systems (VLSID’07), pp. 171–176, Jan. 2007.

  7. Lotfi, R., Taherzadeh, M., Yaser Azizi, M., & Shoaei, O. (2003). Low power design for low-voltage fast-settling operational amplifier in switched capacitor applications. Integration, the VLSI Journal, 36, 175–189.

    Article  Google Scholar 

  8. Waltari, M. (2002). Circuit techniques for low-voltage and high-speed A/D converters, Ph.D. Dissertation, Helsinki University of Technology.

  9. Wang, F., & Harjani, R. (1995). An improved model for the slewing behavior of opamps. IEEE Transactions on Circuits Systems-II, 42, 679–681. doi:10.1109/82.471400.

    Article  Google Scholar 

  10. Kamath, B. Y., Meyer, R. G., & Gray, P. R. (1974). Relationship between frequency response and settling time of operational amplifiers. IEEE Journal of Solid-State Circuits, 9, 347–352. doi:10.1109/JSSC.1974.1050527.

    Article  Google Scholar 

  11. Ahmed, I., & Johns, D. A. (2005). A 50-MS/s (35 mW) to 1-kS/s (15 μW) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation. IEEE Journal of Solid-State Circuits, 40(12), 2446–2455. doi:10.1109/JSSC.2005.856289.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Hamed Aminzadeh.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Aminzadeh, H., Lotfi, R. & Mafinezhad, K. Design of low-power single-stage operational amplifiers based on an optimized settling model. Analog Integr Circ Sig Process 58, 153–160 (2009). https://doi.org/10.1007/s10470-008-9226-1

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-008-9226-1

Keywords

Navigation