Abstract
This paper develops a three-terminal delay filter whose topology is an interconnection of only ideally lossless, coupled inductors and capacitors. In the absence of significant capacitive loading at the input and/or output ports, the proposed filter emulates an allpass network whose low frequency delay is twice that afforded by the poles of the proposed circuit. Moreover, the driving point input and output impedances of the structure are frequency invariant resistances whose values over the frequency spectra of interest are independent of the envelope delays achieved. These impedance characteristics allow for the convenient implementation of a cascade of match-terminated delay filter sections, thereby allowing for reasonably large envelope delays without incurring bandwidth penalties in either the magnitude or the delay responses. An example demonstrates the feasibility of designing a filter providing zero frequency delays in the mid-hundreds of picoseconds that remain nominally constant for signal frequencies extending through a few gigahertz. Correspondingly, the magnitude responses of these delay structures offer 3-dB bandwidths that can be significantly larger than the frequencies at which the observed envelope delays decay monotonically to a user-defined percentage of their respective zero frequency values.
Similar content being viewed by others
References
Lathi, B. P. (1998). Modern digital and analog communication systems (pp. 102–106). New York: Oxford University Press.
Chen, W.-K. (1986). Passive and active filters: Theory and implementations (pp. 84–91). New York: John Wiley and Sons.
Choma, J. Jr., & Witherspoon, S. A. (1990). Computationally efficient estimation of frequency response and driving point impedance in wideband analog amplifiers. IEEE Transactions on Circuits and Systems, CAS-37, 720–728.
Balabanian, N., & Bickart, T. A. (1969). Electrical network theory (pp. 406–414, 461–462). New York: John Wiley & Sons, Inc.
Choma, J., & Chen, W.-K. Feedback networks: Theory and circuit applications. Singapore: World Scientific Press, to be pub. in 2007, chap. 9.
Yan, G. Q., Do, M. A., Yu, X. P., Ma, J. G., Yeo, K. S., & Wu, R. (2005). Compact CMOS Baluns for the 4–10 GHz band applications. Journal of Analog Integrated Circuits and Signal Processing, 45, 5–13.
Toifl, T., Menolfi, C., Morf, T., & Schmatz, M. (2003). A 23 GHz differential amplifier with monolithically integrated T-coils in 0.09 μm CMOS Technology. Proceedings of IEEE Microwave Theory and Techniques-Symposium Digest, 1, 239–242.
Yue, C. P., & Wong, S. S. (1998). On-chip spiral inductors with patterned ground shields for Si-based RF IC’s. IEEE Journal of Solid-State Circuits, 33, 743–752.
Acknowledgements
This work was supported in part by Scintera Networks, San Jose, California.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Choma, J. Coupled inductor, constant resistance, broadband delay filter. Analog Integr Circ Sig Process 54, 7–20 (2008). https://doi.org/10.1007/s10470-007-9115-z
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-007-9115-z