Skip to main content
SpringerLink
Log in

Low Distortion and Swing Suppression Sigma-Delta Modulator with Extended Dynamic Range Scheme

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This work presents a new low distortion and swing suppression second order sigma-delta modulator with extended dynamic range scheme. The proposed modulator is based on the dual-quantizer architecture and can effectively extend the dynamic range by only adding two simple digital filters in the digital circuit. The techniques of low distortion and swing suppression integrator designs are also employed in the new architecture. Accordingly, this new architecture can improve the circuitry nonlinearity, and the in-band noise can be significantly suppressed to achieve a high resolution in mid or wide bandwidth applications. A second order SDM for Bluetooth application with bandwidth of 500 KHz and sampling frequency of 40 MHz was designed and implemented. The peak SNDR of the experimental SDM is 78 dB.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. S.R. Norsworthy, R. Schreier, and G.C. Temes, Delta-Sigma Data Converters: Theory Design, and Simulation. NY: IEEE Press, 1996.

    Google Scholar 

  2. K.C. Chao, S. Nadeem, W.L. Lee, and C.G. Sodini, “A higher order topology for interpolative modulators for oversampling A/D converters.” IEEE Trans. Circuits Syst. II, vol. 37, pp. 309–318, 1990.

    Article  Google Scholar 

  3. T.C. Leslie and B. Singh, “An improved sigma-delta modulator architecture.” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 1990, pp. 372–375.

    Article  Google Scholar 

  4. J.-S. Chiang, T.-H. Chang, and P.-C. Chou, “Novel noise shaping of cascaded sigma-delta modulator for wide bandwidth applications.” in IEEE Int. Conf. Electron., Circuits and Systems, vol. 3, 2001, pp. 1379–1382.

    Google Scholar 

  5. J.-S. Chiang, T.-H. Chang, and P.-C. Chou, “A novel wideband low-distortion cascaded sigma-delta ADC.” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 2, 2002, pp. 636–639.

    Google Scholar 

  6. Y. Geerts, M.S.J. Steyaert, and W. Sansen, “A high-performance multibit Δ Σ CMOS ADC.” IEEE J. Solid-State Circuits, vol. 35, pp. 1829–1840, 2000.

    Article  Google Scholar 

  7. T.-H. Kuo, K.-D. Chen, and J.-R. Chen, “A wideband CMOS sigma-delta modulator with incremental data weighted averaging.” IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 11–17, 2002.

  8. J. Silva, U. Moon, J. Steensgaard, and G.C. Temes, “Wideband low-distortion delta-sigma ADC topology.” Electron. Lett., vol. 37, no. 12, pp. 737–738, 2001.

  9. F. Medeiro, P.-V. Belen, and R.-V. Angel, Top-Down Design of High-Performance Sigma-Delta Modulators, Norwell, MA: Kluwer, 1999.

  10. J.-S. Chiang, T.-H. Chang, and P.-C. Chou, “A low-distortion and swing-suppression sigma-delta modulator with extended dynamic range.” in Proc. 3rd IEEE Asia-Pacific Conf. on ASICs, 2002, pp. 9–12.

  11. D.A. Johns and K. Martin, Analog Integrated Circuit Design. John Wiley & Sons Press, 1997.

  12. G. Cauwenberghs, “Blind on-line digital calibration of multi-stage Nyquist-rate and oversampled A/D converters.” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 1998, pp. 508–511.

    Google Scholar 

  13. G. Cauwenberghs and G.C. Temes, “Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration.” IEEE Trans. Circuits Syst. II, vol. 47, no. 7, pp. 621–628, 2000.

    Article  Google Scholar 

  14. P. Kiss, J. Silva, A. Wiesbauer, T. Sun, M. Un-Ku, J.T. Stonick, and G.C. Temes, “Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection.” IEEE Trans. Circuits Syst. II, vol. 47, no. 7, pp. 629–638, 2000.

    Article  Google Scholar 

  15. S. Abdennadher, S. Kiaei, G.C. Temes, and R. Schreier, “Adaptive self-calibrating delta-sigma modulators.” Electron. Lett., vol. 28, pp. 1288–1289, 1992.

    Google Scholar 

  16. Y. Geerts, A. Marques, M. Steyaert, and W. Sansen, “A 3.3-V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications.” IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 927–936, 1999.

    Article  Google Scholar 

  17. G. Yin, F. Op't Eynde, and W. Sansen, “A high-speed CMOS comparator with 8-b resolution.” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 927–936, 1992.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Tamkang University, Tamsui, Taipei, Taiwan

    Jen-Shiun Chiang & Pao-Chu Chou

  2. Department of Electrical and Control Engineering, National Chiao Tung University, Taiwan

    Teng-Hung Chang

Authors
  1. Jen-Shiun Chiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Teng-Hung Chang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Pao-Chu Chou
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jen-Shiun Chiang.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chiang, JS., Chang, TH. & Chou, PC. Low Distortion and Swing Suppression Sigma-Delta Modulator with Extended Dynamic Range Scheme. Analog Integr Circ Sig Process 45, 169–182 (2005). https://doi.org/10.1007/s10470-005-4010-y

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-005-4010-y

Keywords

Search

Navigation