Skip to main content
SpringerLink
Log in

Enhancing security in QCA-based circuits using optimal key gate placement

  • Regular Contribution
  • Published:
International Journal of Information Security Aims and scope Submit manuscript

Abstract

Quantum-dot Cellular Automata (QCA) is an emerging nanotechnology that explores the potential of using quantum effects to build compact and energy-efficient computational devices. The hardware attacks on QCA primarily target understanding the physical structure and operation of these nanotechnological circuits. The circuits like cryptographic processors hold sensitive data that needs protection from third-party attacks. Logic locking is a hardware protection technique that adds additional gates to the original circuits to prevent circuits from these attacks. In this work, a new logic locking approach is proposed for QCA based circuits. The new configurable logic gate or key gate is introduced for logic locking. This gate can be configured to either wire or inverter based on key gate inputs. Further, the metaheuristic optimization based optimal key gate placement algorithm proposed to achieve higher security with minimum key gate placement. The proposed approach is verified in QCA benchmark circuits using QCA-Designer. Results shows that the proposed achieves maximum security with minimal gate replacements.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

Data availability

No datasets were generated or analysed during the current study.

References

  1. Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum cellular automata. Nanotechnology. 4(1), 49–57 (1993)

    Article  Google Scholar 

  2. Lent, C.S., Tougaw, P.D.: A device architecture for computing with quantum dots, Proc. IEEE, vol. 85, no. 4, pp. 541–557, Apr. (1997)

  3. Walus, K., Mazur, M., Schulhof, G., Jullien, G.A.: Simple 4-bit processor based on quantum-dot cellular automata (QCA), in Proc. 16th IEEE Int. Conf. Appl.–Specific Syst., Archit. Process., Jul. pp. 288–293. (2005)

  4. Zhang, R., Walus, K., Wang, W., Jullien, G.A.: A method of majority logic reduction for quantum cellular automata, IEEE Trans. Nanotechnol., vol. 3, no. 4, pp. 443–450, Dec. (2004)

  5. Liu, W., Srivastava, S., Lu, L., O’Neill, M., Swartzlander, E.E.: Are QCA cryptographic circuits resistant to power analysis attack? in IEEE Transactions on Nanotechnology, vol. 11, no. 6, pp. 1239–1251, Nov. (2012). https://doi.org/10.1109/TNANO.2012.2222663

  6. Yasin, M., Rajendran, J.J., Sinanoglu, O., Karri, R.: On Improving the Security of Logic Locking, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, no. 9, pp. 1411–1424, Sept. (2016). https://doi.org/10.1109/TCAD.2015.2511144

  7. Hassan, R., Kolhe, G., Rafatirad, S., Homayoun, H., Dinakarrao, S.M.P.: A Neural Network-Based Cognitive Obfuscation Toward Enhanced Logic Locking, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 11, pp. 4587–4599, Nov. (2022). https://doi.org/10.1109/TCAD.2021.3138686

  8. Leonhard, J., et al.: Aug., Digitally Assisted Mixed-Signal Circuit Security, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 8, pp. 2449–2462, (2022). https://doi.org/10.1109/TCAD.2021.3111550

  9. Zuzak, M., Mondal, A., Srivastava, A.: Evaluating the Security of Logic-Locked Probabilistic Circuits, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 7, pp. 2004–2009, July (2022). https://doi.org/10.1109/TCAD.2021.3104270

  10. Yang, X.-M., Chen, P.-P., Chiang, H.-Y., Lin, C.-C., Chen, Y.-C., Wang, C.-Y.: LOOPLock 2.0: An Enhanced Cyclic Logic Locking Approach, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 1, pp. 29–34, Jan. (2022). https://doi.org/10.1109/TCAD.2021.3053912

  11. A.Alaql, M.M., Rahman, Bhunia, S.: SCOPE: Synthesis-Based Constant Propagation Attack on Logic Locking, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 8, pp. 1529–1542, Aug. (2021). https://doi.org/10.1109/TVLSI.2021.3089555

  12. Alaql, Bhunia, S.: SARO: Scalable attack-resistant logic locking. IEEE Trans. Inf. Forensics Secur. 16, 3724–3739 (2021). https://doi.org/10.1109/TIFS.2021.3092135

    Article  Google Scholar 

  13. Jabbari, T., Krylov, G., Friedman, E.G.: Logic Locking in Single Flux Quantum Circuits, in IEEE Transactions on Applied Superconductivity, vol. 31, no. 5, pp. 1–5, Aug. Art no. 1301605, (2021). https://doi.org/10.1109/TASC.2021.3065301

  14. Rathor, V.S., Sharma, G.K.: A Lightweight Robust Logic Locking Technique to Thwart Sensitization and Cone-Based Attacks, in IEEE Transactions on Emerging Topics in Computing, vol. 9, no. 2, pp. 811–822, 1 April-June (2021). https://doi.org/10.1109/TETC.2019.2935250

  15. Sengupta, A., Mazumdar, B., Yasin, M., Sinanoglu, O.: Logic Locking With Provable Security Against Power Analysis Attacks, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 4, pp. 766–778, April (2020). https://doi.org/10.1109/TCAD.2019.2897699

  16. Yang, F., Tang, M., Sinanoglu, O.: Stripped Functionality Logic Locking With Hamming Distance-Based Restore Unit (SFLL-hd) – Unlocked, in IEEE Transactions on Information Forensics and Security, vol. 14, no. 10, pp. 2778–2786, Oct. (2019). https://doi.org/10.1109/TIFS.2019.2904838

  17. Xie, Y., Srivastava, A.: Anti-SAT: Mitigating SAT Attack on Logic Locking, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 2, pp. 199–207, Feb. (2019). https://doi.org/10.1109/TCAD.2018.2801220

  18. Rathor, V.S., Singh, M., Sahoo, K.S., Mohanty, S.P.: GateLock: Input-Dependent Key-based locked Gates for SAT resistant logic locking, in IEEE transactions on very large scale integration (VLSI) systems, https://doi.org/10.1109/TVLSI.2023.3340350

  19. Vega, P.S.L.P.S.K., Bhunia, S.: IOLock: An Input/Output locking Scheme for Protection against Reverse Engineering attacks. in IEEE Trans. Very Large Scale Integr. VLSI Syst., https://doi.org/10.1109/TVLSI.2023.3337310

  20. Hu, Y., Zhang, Y., Yang, K., Chen, D., Beerel, P.A., Nuzzo, P.: On the Security of Sequential Logic Locking Against Oracle-Guided Attacks, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 11, pp. 3628–3641, Nov. (2023). https://doi.org/10.1109/TCAD.2023.3253428

  21. Rahimi, E., Nejad, S.M.: Secure Clocked QCA logic for implementation of Quantum Cryptographic Processors, 2009 Applied Electronics, Pilsen, Czech Republic, pp. 217–220. (2009)

  22. Das, J.C., De, D.: Quantum Dot-Cellular Automata based cipher text design for nano-communication, 2012 International Conference on Radar, Communication and Computing (ICRCC), Tiruvannamalai, India, pp. 224–229, (2012). https://doi.org/10.1109/ICRCC.2012.6450583

  23. Tapna, S., Chakrabarti, K., Mukhopadhyay, D.: A Secure Communication Gateway with parity generator implementation in QCA platform. In: Mukhopadhyay, S., Sarkar, S., Dutta, P., Mandal, J.K., Roy, S. (eds.) Computational Intelligence in Communications and Business Analytics. CICBA 2022. Communications in Computer and Information Science, vol. 1579. Springer, Cham (2022). https://doi.org/10.1007/978-3-031-10766-5_15

    Chapter  Google Scholar 

  24. Debnath, B., Das, J.C., De, D.: SQCA: Symmetric key-based Crypto-Codec for secure nano-communication using QCA. Photon Netw. Commun. 42, 194–208 (2021). https://doi.org/10.1007/s11107-021-00952-w

    Article  Google Scholar 

  25. Samaneh, -S., Hashemipour, K., Navi, R., Sabbaghi-Nadooshan: A robust encrypted nanocommunication in QCA Circuit. Microprocess. Microsyst. 104240, ISSN0141–9331 (2021)

    Google Scholar 

  26. Jianhong Huang, G., Xie, R., Kuang, F., Deng: Yongqiang Zhang,QCA-based Hamming code circuit for nano communication network,microprocessors and Microsystems,84,2021,104237.

  27. Anuradha, P., Rajkumar, K., Arabelli, R.R., Shareena, R.: QCA-Based Error Detection Circuit for Nanocommunication Network. In: Bhateja, V., Satapathy, S.C., Travieso-Gonzalez, C.M., Adilakshmi, T. (eds.) Smart Intelligent Computing and Applications. Smart Innovation, Systems and Technologies, vol. 1. vol 282. Springer, Singapore (2022)

    Google Scholar 

  28. Shu, X., Li, L., Ren, M., Mohammed, B., Omar: A new binary to gray code converter based on quantum-dot cellular automata nanotechnology. Photon Netw. Commun., (), –. (2020)

  29. Sadeeq, H.T., Abdulazeez, A.M.: Giant Trevally Optimizer (GTO): A Novel Metaheuristic Algorithm for Global Optimization and Challenging Engineering Problems, in IEEE Access, vol. 10, pp. 121615–121640, (2022). https://doi.org/10.1109/ACCESS.2022.3223388

  30. Sarvaghad-Moghaddam, Moein, A.A., Orouji, Houshmand, M.: A multi-objective synthesis methodology for majority/minority logic networks. J. Comput. Electron. 16, 162–179 (2017)

    Article  Google Scholar 

Download references

Acknowledgements

There is no acknowledgement involved in this work.

Funding

No funding is involved in this work.

Author information

Author notes

  1. M. Amutha and K.R. Kavitha contributed equally to this work.

Authors and Affiliations

  1. Sona College of Technology, Anna university, 636005, Salem, India

    M. Amutha & K. R. Kavitha

Authors
  1. M. Amutha
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. K. R. Kavitha
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to M. Amutha.

Ethics declarations

Ethics approval and consent to participate

No participation of humans takes place in this implementation process.

Competing interests

The authors declare no competing interests.

Human and Animal Rights:

No violation of Human and Animal Rights is involved.

Conflict of interest

Conflict of Interest is not applicable in this work.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Amutha, M., Kavitha, K.R. Enhancing security in QCA-based circuits using optimal key gate placement. Int. J. Inf. Secur. (2024). https://doi.org/10.1007/s10207-024-00842-y

Download citation

  • Published:

  • DOI: https://doi.org/10.1007/s10207-024-00842-y

Keywords

Search

Navigation