Abstract
In the literature, surfing technique has been proposed for differential on-chip wave-pipelined serial interconnects with uniform repeaters (UR) and non-uniform repeaters to increase the data transfer rate for unidirectional schemes. In this paper, a novel bidirectional data transfer through the differential wave-pipelined serial interconnects with surfing for UR is proposed. A new circuit called ‘Bidirectional surfing inverter pair’ is proposed for differential wave-pipelined serial interconnects. The method of logical effort is used for the design of surfing circuits. To evaluate the efficiency of these techniques, 40 mm metal 4 interconnects using the proposed surfing techniques are implemented along with transmitter, receiver and delay locked loop in UMC 180 nm technology and their performances are studied through post layout simulations. The proposed bidirectional differential surfing scheme has a maximum data transfer rate of 2 Gb/s and has allowable jitter of 52 ps on both directions through the same interconnects.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Alpert CJ, Devgan A, Fishburn JP, Quay ST (2001) Interconnect synthesis without wire tapering. IEEE Trans Computer-Aided Des Integr Circuits Syst 20(1):90–104
Bakoglu HB, Meindal JD (1985) Optimal interconnection circuits for VLSI. IEEE Trans Electron Devices 32(5):903–909
Bhaskar M, Parthiban D, Venkataramani B (2011) Design and Implementation of surfing scheme to wave pipelined differential serial interconnect. In: Proceeding of IEEE—RAICS 2011 conference
Bhaskar M, Jaswanth A, Venkataramani B (2013) Design of a novel differential on-chip wave- pipelined serial interconnect with surfing. Microprocess Microsyst 37:649–660 (Elsevier)
Bhaskar M, Jaswanth A, Venkataramani B (2014a) Transceiver for Differential wave pipe-lined serial interconnect with surfing. Intern J Electr Electron Sci Eng 8(1):155–162
Bhaskar M, Gantasala S, Venkataramani B (2014b) Dynamic self controllable surfing for differential on-chip wave-pipelined serial interconnect. In: Proceedings of 1st international conference on microelectronics, circuits and systems (Micro 2014), VII 6–15
Cadence data sheet (2014) Mixed mode and RF CMOS 1P6 M metal metal capacitor process electrical design rule for UMC180 nm, data sheet, ver.1.4_P.1, 2004. http://www.ing.unibs.it/~sergio.bevilacqua/didattica/Dispositivi/elettronici/di/potenza/progetto2007
Chang RT, Talwalkar N, Yue CP, Wong SS (2003) Near speed of light signaling over on- chip electrical interconnects. IEEE J Solid-State Circuits 34(5):834–838
Chen G, Friedman EG (2006) Low-Power Repeaters Driving RC and RLC Interconnects with delay and bandwidth constraints. IEEE Trans Very Larg Scale Integr (VLSI) Syst 14(2):161–172
Greenstreet, Ren, (2006) Surfing Interconnect. In: Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC’06)
Ho R, Mai KW, Horowitz MA (2001) The future of wires. Proc IEEE 89(4):490–504
Ismail YI, Friedman EG (2000) Effects of Inductance on the propagation delay and repeater insertion in VLSI circuits. IEEE Trans Very Larg Scale Integr Syst 8(2):195–206
Ito H, Inoue J, Gomi S, Sugita H, Okada K, Masu K (2004) On-chip transmission line for long global interconnects. IEEE, IEDM-2004 :677–680
ITRS (2001) International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2001, Interconnects section, p 4
Johnson MG, Hudson EL (1988) A variable delay line PLL for cpu-coprocessor synchronization. IEEE J Solid State Circuits 23(5):1218–1223
Jose AP, Patounakis G, Shepard KL (2006) Pulsed current-mode signaling for nearly speed-of–light intra-chip communication. IEEE J Solid-State Circuits 41:772–780
Karutharaja V, Bhaskar M, Venkataramani B, (2011) Synchronization of On-chip Serial Interconnect Transceivers using Delay Locked Loop (DLL). In: Proceeding of IEEE International conference ICSCCN 2011
Kim S, Lee K, Moon Y, Jeong DK, Choi Y, Lim HK (1977) A 960-Mb/s/pin Interface for skew tolerant bus using low jitter PLL. IEEE J Solid-State Circuits 32:691–700
Lee MJE, Dally WJ, Chiang P (2000) Low-power area efficient high speed I/O circuit techniques. IEEE J Solid-State Circuits 35:1591–1599
Moon T, Choi J, Lee K, Jeong DK, Kim MK (2000) An all analog multiphase delay- locked loop using a replica delay line for wide range operation and low-jitter performance. IEEE J Solid-State Circuits 35(3):377–384
Murugeswari P, Anusha G, Venkateshwarlu P, Bhaskar M, Venkataramani B (2008) A wide band voltage mode sense amplifier receiver for high speed interconnects. In: Proceedings of TENCON 2008, IEEE Region 10 conference
Nyathi J, Rydberg III RR, Delgado-Frias JG (2006) wave-pipelining the global interconnect to reduce the associated delays. IEEE conference
Rabey J, Chandrakasan A, Nikolic B (2003) Digital Integrated circuits: A Design perspective, 2/e, Prentice Hall
Sun X, Feng J (2010) A 10 Gb/s Low-power 4:1 multiplexer in 0.18 µm CMOS, Proc. of ISSSE
Sutherland I, Sproull B, Harris D (1998) Logical effort: designing fast CMOS circuits. Morgan Kaufmann Publishers Inc, San Francisco
Wang P, Pei G, Chih-chuan Kan E (2004) Pulsed wave interconnect. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(5):453–463
Wijetunga P, Levi AFJ (2002) 3.3 GHz Sense- amplifier in 0.18 µm CMOS technology. IEEE ISCAS 2002:764–765
Zhang H, George V, Rabaey JM (2000) Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness. IEEE Trans Very Large Scale Integr (VLSI) Syst 8(3):264–272
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Bhaskar, M., Gantasala, S. & Venkataramani, B. Bidirectional differential on-chip wave-pipelined serial interconnect with surfing. Microsyst Technol 22, 2611–2621 (2016). https://doi.org/10.1007/s00542-015-2463-1
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-015-2463-1