Skip to main content

Advertisement

SpringerLink
Log in

A modified MLDCL inverter with reduced number of DC sources and switches for PV application

  • Original Paper
  • Published:
Electrical Engineering Aims and scope Submit manuscript

Abstract

This paper proposes a multilevel DC-link inverter (MLDCLI) with level doubling source (LDS) for photovoltaic application. The MLDCLI-LDS works for both symmetric and asymmetric configurations. In a symmetric configuration, the required number of controlled switches and DC sources is [N + 5] and [(N − 1)/2], respectively; in an asymmetric configuration, the required number of controlled switches and DC sources is [6 + (2log2(N + 3)/3)] and [log2(N + 3)/3], respectively. Here, N is the number of output voltage levels. The MLDCLI-LDS is compared with the existing topologies in terms of number of controlled switches, uncontrolled switches (diodes), DC sources, and capacitors. The proposed MLDCLI-LDS uses minimal number of switches, DC sources, and capacitors. The proposed topology is validated in MATLAB/SIMULINK using the phase disposition level shift pulse width modulation approach with a carrier frequency of 50 Hz. A prototype model is developed in the laboratory using dSPACE 1104 to validate the proposed topology experimentally. Total harmonic distortion of the output voltage waveform is recorded (9.05%, 3.7%, and 2.5% for 9-level, 21-level, and 45-level, respectively).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Francis R, Meganathan D (2019) A dual-mode cascaded H-bridge multilevel inverter for improving THD. Electr Eng 101:225–237. https://doi.org/10.1007/s00202-019-00768-y

    Article  Google Scholar 

  2. Trabelsi M, Vahedi H, Abu-Rub H (2021) Review on single-DC-source multilevel inverters: topologies, challenges, industrial applications, and recommendations. IEEE Open J Ind Electron Soc 2:112–127. https://doi.org/10.1109/ojies.2021.3054666

    Article  Google Scholar 

  3. Vemuganti HP, Sreenivasarao D, Ganjikunta SK et al (2021) A survey on reduced switch count multilevel inverters. IEEE Open J Ind Electron Soc 2:80–111. https://doi.org/10.1109/ojies.2021.3050214

    Article  Google Scholar 

  4. Omer P, Kumar J, Surjan BS (2020) A review on reduced switch count multilevel inverter topologies. IEEE Access 8:22281–22302. https://doi.org/10.1109/ACCESS.2020.2969551

    Article  Google Scholar 

  5. Vijeh M, Rezanejad M, Samadaei E, Bertilsson K (2019) A general review of multilevel inverters based on main submodules: structural point of view. IEEE Trans Power Electron 34:9479–9502. https://doi.org/10.1109/TPEL.2018.2890649

    Article  Google Scholar 

  6. Ebrahimi J, Babaei E, Gharehpetian GB (2011) A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications. IEEE Trans Power Electron 26:3109–3118. https://doi.org/10.1109/TPEL.2011.2148177

    Article  Google Scholar 

  7. Rajesh V, Chattopadhyay SK, Chakraborty C (2017) Full bridge level doubling network assisted multilevel DC link inverter. In: 2016 IEEE 7th Power India International Conference PIICON 2016, pp 5–10. https://doi.org/10.1109/POWERI.2016.8077446

  8. Bhukya MN, Kota VR, Depuru SR (2019) A simple, efficient, and novel standalone photovoltaic inverter configuration with reduced harmonic distortion. IEEE Access 7:43831–43845. https://doi.org/10.1109/ACCESS.2019.2902979

    Article  Google Scholar 

  9. Bana PR, Panda KP, Panda G (2020) Power quality performance evaluation of multilevel inverter with reduced switching devices and minimum standing voltage. IEEE Trans Ind Inf 16:5009–5022. https://doi.org/10.1109/TII.2019.2953071

    Article  Google Scholar 

  10. Bana PR, Panda KP, Padmanaban S et al (2020) Closed-loop control and performance evaluation of reduced part count multilevel inverter interfacing grid-connected PV system. IEEE Access 8:75691–75701. https://doi.org/10.1109/ACCESS.2020.2987620

    Article  Google Scholar 

  11. Hamidi MN, Ishak D, Zainuri MAAM et al (2021) Asymmetrical multi-level DC-link inverter for PV energy system with perturb and observe based voltage regulator and capacitor compensator. J Mod Power Syst Clean Energy 9:199–209. https://doi.org/10.35833/MPCE.2019.000147

  12. Hasan K, Ammar Masaoud STM (2020) A novel configuration of cross-switched T-type (CT-type) multilevel inverter. IEEE Trans Power Electron 35:3688–3696

    Article  Google Scholar 

  13. Majumdar S, Mahato B, Jana KC (2020) Implementation of an optimum reduced components multicell multilevel inverter (MC-MLI) for lower standing voltage. IEEE Trans Ind Electron 67:2765–2775. https://doi.org/10.1109/TIE.2019.2913812

    Article  Google Scholar 

  14. Tupakula RR (2021) A generalized single-phase cascaded multilevel inverter with reduced switch count. Electr Eng 103:1115–1125. https://doi.org/10.1007/s00202-020-01141-0

    Article  Google Scholar 

  15. Sadanala C, Pattnaik S, Singh VP (2021) A novel switched capacitor-based multilevel inverter with symmetrical and asymmetrical configurations. Electr Eng 103:1461–1472. https://doi.org/10.1007/s00202-020-01172-7

    Article  Google Scholar 

  16. Chappa A, Gupta S, Sahu LK et al (2021) Symmetrical and asymmetrical reduced device multilevel inverter topology. IEEE J Emerg Sel Top Power Electron 9:885–896. https://doi.org/10.1109/JESTPE.2019.2955279

    Article  Google Scholar 

  17. Siddique MD, Iqbal A, Memon MA, Mekhilef S (2020) A new configurable topology for multilevel inverter with reduced switching components. IEEE Access 8:188726–188741. https://doi.org/10.1109/ACCESS.2020.3030951

    Article  Google Scholar 

  18. Dhanamjayulu C, Kaliannan P, Padmanaban S et al (2020) A new three-phase multi-level asymmetrical inverter with optimum hardware components. IEEE Access 8:212515–212528. https://doi.org/10.1109/ACCESS.2020.3039831

    Article  Google Scholar 

  19. Samadaei E, Sheikholeslami A, Gholamian SA, Adabi J (2018) A square T-type (ST-type) module for asymmetrical multilevel inverters. IEEE Trans Power Electron 33:987–996. https://doi.org/10.1109/TPEL.2017.2675381

    Article  Google Scholar 

  20. Gautam SP (2019) Novel H-bridge-based topology of multilevel inverter with reduced number of devices. IEEE J Emerg Sel Top Power Electron 7:2323–2332. https://doi.org/10.1109/JESTPE.2018.2881769

    Article  Google Scholar 

  21. Rehaoulia A, Rehaoulia H, Fnaiech F (2018) Output voltage quality analysis of three-phase multilevel inverters. Electr Eng 100:733–739. https://doi.org/10.1007/s00202-017-0543-1

    Article  Google Scholar 

  22. Hassan A, Yang X, Chen W (2020) A multi-cell 21-level hybrid multilevel inverter synthesizes a reduced number of components with voltage boosting property. IEEE Access 8:224439–224451. https://doi.org/10.1109/ACCESS.2020.3044268

    Article  Google Scholar 

  23. Dubey A, Bansal AK (2016) Cascaded H-bridge multilevel inverter. Int J Control Theory Appl 9:3029–3036. https://doi.org/10.1002/9781119156079.ch7

    Article  Google Scholar 

  24. Kumar KV, Saravana Kumar R (2019) Analysis of logic gates for generation of switching sequence in symmetric and asymmetric reduced switch multilevel inverter. IEEE Access 7:97719–97731. https://doi.org/10.1109/ACCESS.2019.2929836

    Article  Google Scholar 

  25. Tariq M, Meraj M, Azeem A et al (2018) Evaluation of level-shifted and phase-shifted PWM schemes for seven level single-phase packed U cell inverter. CPSS Trans Power Electron Appl 3:232–242. https://doi.org/10.24295/CPSSTPEA.2018.00023

Download references

Author information

Authors and Affiliations

  1. National Institute of Technology Patna, Patna, India

    Anil Kumar Yarlagadda & Vimlesh Verma

Authors
  1. Anil Kumar Yarlagadda
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Vimlesh Verma
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Anil Kumar Yarlagadda.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Yarlagadda, A.K., Verma, V. A modified MLDCL inverter with reduced number of DC sources and switches for PV application. Electr Eng 104, 4379–4389 (2022). https://doi.org/10.1007/s00202-022-01630-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00202-022-01630-4

Keywords

Search

Navigation