Skip to main content
Log in

A pick-and-place process control based on the bootstrapping method for quality enhancement in surface mount technology

  • ORIGINAL ARTICLE
  • Published:
The International Journal of Advanced Manufacturing Technology Aims and scope Submit manuscript

Abstract

The electronics manufacturing industry has undergone a transition towards lead-free processes and miniaturization; these changes require advancements in assembly techniques. Recent studies have identified that solder paste misalignment leads to larger component shifting, particularly observed with small passive components, resulting in more frequent quality rejections based on Institute of Printed Circuits standards. To address these challenges, various placement methods have been introduced. Among these, the AI-based mounter optimization module emerges as a leading approach, leveraging advanced machine learning methods to optimize component placement. However, it requires a substantial design of experiments and intentionally applies solder paste and chip placement offsets, which can lead to lower assembly quality, increased rework, or higher scrap rates. This paper proposes a placement method that collects real-time data from all inspection machines and positions a component considering the displacement occurring during the reflow process to reduce component misalignment after soldering. The proposed method utilizes a statistical approach by estimating the upper and lower confidence intervals for the average self-alignment degree and updates the chip placing location without requiring the design of experiments. The purpose of this study is to develop a placement method that enhances assembly quality, such as side overhang and end overlap, under solder paste misalignment. The proposed method is compared with the industry-standard placement method to demonstrate its effectiveness in improving assembly quality.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Algorithm 1
Algorithm 2
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Liu C, Jiang P (2016) A cyber-physical system architecture in shop floor for intelligent manufacturing. Procedia Cirp 56(2):372–377

    Article  Google Scholar 

  2. Zheng P, Wang H, Sang Z, Zhong RY, Liu Y, Liu C, Mubarok K, Yu S, Xu X (2018) Smart manufacturing systems for industry 4.0: conceptual framework, scenarios, and future perspectives. Front Mech Eng 13:137–150

  3. Surati S, Hedaoo S, Rotti T, Ahuja V, Patel N (2021) Pick and place robotic arm: a review paper. Int. Res. J. Eng. Technol 8(2):2121–2129

    Google Scholar 

  4. Hsu H-P, Yang S-W (2019) Optimization of component sequencing and feeder assignment for a chip shooter machine using shuffled frog-leaping algorithm. IEEE Trans Autom Sci Eng 17(1):56–71

    Article  Google Scholar 

  5. Qi Q, Tao F (2018) Digital twin and big data towards smart manufacturing and industry 4.0: 360 degree comparison. Ieee Access 6:3585–3593

  6. Lobbezoo A, Qian Y, Kwon H-J (2021) Reinforcement learning for pick and place operations in robotics: a survey. Robotics 10(3):105

    Article  Google Scholar 

  7. He J, Cen Y, Alelaumi S, Won D (2022) An artificial intelligence-based pick-and-place process control for quality enhancement in surface mount technology. IEEE Trans Components, Packag Manuf Technol 12(10):1702–1711

  8. Krammer O, Radvanszki Z, Illyefalvi-Vitéz Z (2008) Investigating the movement of chip components during reflow soldering. In: 2008 2nd Electronics system-integration technology conference, IEEE, pp 851–856

  9. Pan J, Chou T-C, Bath J, Willie D, Toleno BJ (2009) Effects of reflow profile and thermal conditioning on intermetallic compound thickness for SnAgCu soldered joints. Soldering & Surface Mount Technol 21(4):32–37

  10. Bakar M, Jalar A, Atiqah A, Ismail N (2022) Significance of intermetallic compound (IMC) layer to the reliability of a solder joint, methods of IMC layer thickness measurements. In: Recent progress in lead-free solder technology: materials development, processing and performances, Springer, pp 239–263

  11. Fischthal B, Cieslinski M (2020) Beyond 0402m placement: process considerations for 03015m microchip mounting. https://www.panasonicfa.com/sites/default/files/pdfs/Beyond0402MPlacement_ProcessConsiderationsfor03015M_Panasonic.pdf

  12. He J, Cen Y, Li Y, Park S, Won D (2021) The dissimilar self-alignment characteristics of smaller passive components in the length and width directions. Journal of Surface Mount Technology 34(2):7–15

    Article  Google Scholar 

  13. He J, Cen Y, Li Y, Alelaumi SM, Won D (2021) A novel placement method for mini-scale passive components in surface mount technology. The International Journal of Advanced Manufacturing Technology 115(5–6):1475–1485

    Article  Google Scholar 

  14. Parviziomran I, Cao S, Yang H, Park S, Won D (2019) Data-driven prediction model of components shift during reflow process in surface mount technology. Procedia Manuf 38:100–107

    Article  Google Scholar 

  15. Pan K, Ha JH, Wang H, Xu J, Park S et al (2020) The effect of solder paste volume on solder joint shape and self-alignment of passive components. In: 2020 IEEE 70th Electronic components and technology conference (ECTC), IEEE, pp 1289–1297

  16. Mastrangeli M, Zhou Q, Sariola V, Lambert P (2017) Surface tension-driven self-alignment. Soft Matter 13(2):304–327

    Article  Google Scholar 

  17. Raravikar N, Panat R, Jadhav S (2012) Tombstone initiation model for small form-factor surface mount passives. IEEE Trans Components Packag Manuf Technol 2(9):1486–1491

    Article  Google Scholar 

  18. Ellis JR, Masada GY (1990) Dynamic behavior of SMT chip capacitors during solder reflow. IEEE Trans Components Hybrids Manuf Technol 13(3):545–552

    Article  Google Scholar 

  19. Reddy JN (2019) Introduction to the finite element method. McGraw-Hill Education

  20. Krammer O, Sinkovics B, Illes B (2007) Studying the dynamic behaviour of chip components during reflow soldering. In: 2007 30th International spring seminar on electronics technology (ISSE), IEEE, pp 18–23

  21. Stolarski T, Nakasone Y, Yoshimoto S (2018) Engineering analysis with ANSYS software. Butterworth-Heinemann

  22. Najib A, Abdullah MZ, Saad A, Samsudin Z, Ani FC (2017) Numerical simulation of self-alignment of chip resistor components for different silver content during reflow soldering. Microelectron Reliab 79:69–78

    Article  Google Scholar 

  23. Brackbill JU, Kothe DB, Zemach C (1992) A continuum method for modeling surface tension. J Comput Phys 100(2):335–354

  24. Krammer O, Martinek P, Illes B, Jakab L (2019) Machine learning-based prediction of component self-alignment in vapour phase and infrared soldering. Soldering Surf Mount Technol 31(3):163–168

    Article  Google Scholar 

  25. Martinek P, Krammer O, Farkas AG (2018). Predicting component self-alignment by machine learning technique. In: 2018 41st International spring seminar on electronics technology (ISSE), IEEE, pp 1–6

  26. PAC, IPC -C (2014) Acceptability of electronic assemblies, Revsion f edn. Institute for Printed Circuits (IPC), Bannockburn, Illinois, pp 7–30

  27. Chernick MR (2012) The jackknife: a resampling method with connections to the bootstrap. Wiley Interdisciplinary Reviews: Comput Stat 4(2):224–226

  28. Chernick MR (2012) Resampling methods. Wiley Interdisciplinary Reviews: Data Mining and Knowledge Discovery 2(3):255–262

    Google Scholar 

  29. Hesterberg T (2011) Bootstrap. Wiley Interdisciplinary Reviews: Computational Statistics 3(6):497–526

    Article  Google Scholar 

  30. Tsai T-N (2012) Thermal parameters optimization of a reflow soldering profile in printed circuit board assembly: a comparative study. Appl Soft Comput 12(8):2601–2613

    Article  Google Scholar 

  31. Najib A, Abdullah M, Saad A, Samsudin Z, Ani FC (2018) Experimental study of self-alignment during reflow soldering process. J Adv Manuf Technol (JAMT) 12(1 (2)):355–366

  32. Pan K, Ha JH, Wang H, Xu J, Park S (2020) An analysis of solder joint formation and self-alignment of chip capacitors. IEEE Trans Components Packag Manuf Technol 11(1):161–168

Download references

Acknowledgements

Thanks to all the workmates and advisors who dedicated their precious time to this research and provided insightful suggestions. All their work contributes greatly to this article. This work was supported in part by Koh Young Technology, Inc., Seoul, South Korea, and in part by the Integrated Electronics Engineering Center for Advanced Technology in Electronics Packaging of Binghamton University.

Funding

This work was partially supported by the Integrated Electronics Engineering Center (IEEC) pooled research grant at Binghamton University and Koh Young Technology Inc.

Author information

Authors and Affiliations

Authors

Contributions

Jaewoo Kim: conceptualization experiment design, methodology, data collection, data analysis, visualization, interpretation, writing—original draft. Zhenxuan Zhang: material preparation, experiment design, data collection, review, and editing. Daehan Won: experiment design, data collection, data analysis, writing—review and editing. Sang Won Yoon: supervision, project administration, funding acquisition. Yu Jin: writing—review and editing

Corresponding author

Correspondence to Daehan Won.

Ethics declarations

Ethics approval

We declare that the papers we submitted are my research work under the guidance of the instructor and the research results we have obtained. We confirm that this article has not been published previously and is not being submitted for publication elsewhere. We have not been considered elsewhere except in The International Journal of Advanced Manufacturing Technology. We confirm that this article has had the full consent of all authors. If this article is accepted, we confirm that it will not be published elsewhere in the same form, in English, or in any other language, without the written consent of the publisher.

Conflict of interest

The authors declare no competing interests.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kim, J., Zhang, Z., Won, D. et al. A pick-and-place process control based on the bootstrapping method for quality enhancement in surface mount technology. Int J Adv Manuf Technol (2024). https://doi.org/10.1007/s00170-024-13767-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s00170-024-13767-6

Keywords

Navigation