Skip to main content
Log in

Manufacturing performance evaluation for IC products

  • Original Article
  • Published:
The International Journal of Advanced Manufacturing Technology Aims and scope Submit manuscript

Abstract

As we known, the product diversity and complexity in the production line will gradually increase. When the multiple products were alternately produced at the same line, the manufacturing performance will be difficult to evaluate. In particular, traditional process capability analysis and related process capability indexes cannot be directly employed to the IC manufacturing process. As we know, the yield has a direct effect on the manufacturing cost. Hence, yield is frequently used by most IC manufacturers to evaluate manufacturing performance. The diversity of function will become another analytic consideration due to that the component density, wafer area and product complexity of an IC product rapidly increase. Hence, the diversity of function can be regarded as the evaluated factor. Additionally, the defects on a wafer will begin to cluster as the wafer area gradually increases. Therefore, only using the yield to represent manufacturing performance may not lead to an appropriate judgment. In particular, only using the yield to evaluate the process’s stability and the product’s maturity can not provide a meaningful resolution. The primary reason is that the inherent features in the processes or products are not included into analyzing. For instance, even though the defect count, defect size and defect distribution are the same, the yield loss of the complicate manufactured product will be less than that of the simple manufactured product. In this study, we propose a simple performance evaluation index to assess the manufacturing performance in the IC manufacturing industry. This evaluation index is constructed according to a modified Poisson yield model, and the related parameters regarding the process or product (e.g., the minimum linewidth, the area of a die, the number of manufactured process or layer, the degree of defect clustering, and so on.) are taken into consideration. In addition, an integrated evaluation procedure is also suggested to evaluate the performance of the manufacturing of multiple IC products. According to the result obtained from the illustrative example, the index and the procedure can overcome the drawback of separately using yield or defect count in the analysis. The rationality and the feasibility of the proposed evaluated index and the procedure can be verified by demonstrating the illustrative example.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Cunningham JA (1990) The use and evaluation of yield models in integrated circuit manufacturing. IEEE Trans Semicond Manuf 3:60–71

    Article  Google Scholar 

  2. Stapper CH (1985) The effects of wafer to wafer density variation on Integrated circuit defect and fault distributions. IBM J Res Dev 29:87–97

    Article  Google Scholar 

  3. Ferris-Prabhu AV (1992) Introduction to semiconductor device yield modeling. Artech, Norwood

  4. Murphy BT (1964) Cost-size optima of monolithic integrated circuits. Proceedings of the IEEE 52:1537–1545

    Article  Google Scholar 

  5. Raghavachari M, Srinivasan A, Sullo P (1997) Poisson mixture yield models for integrated circuits: a critical review. Microelectron Reliab 37:565–580

    Article  Google Scholar 

  6. Kikuda S, Miyamoto H (1991) Optimized redundancy selection based on failure-related yield model for 64Mb DRAM and beyond. IEEE J Solid State Circuits 26:1550–1555

    Article  Google Scholar 

  7. Ferris-Prabhu AV (1985) Modeling the critical area in yield forecasts. IEEE J Solid State Circuits 20:874–878

    Article  Google Scholar 

  8. Ferris-Prabhu AV (1990) A cluster-modified Poisson model for estimating defect density and yield. IEEE Trans Semicond Manuf 3:54–59

    Article  Google Scholar 

  9. Stapper CH (1989) Large-area fault clusters and fault tolerance in VSLI circuits. IBM J Res Develop 33(2):162–173

    Google Scholar 

  10. Stapper CH (1989) Small-area fault clusters and fault tolerance in VSLI circuits. IBM J Res Develop 33(2):174–177

    Google Scholar 

  11. Rogers A (1974) Statistical analysis of spatial dispersion: the quadrat method. Pion, London

    Google Scholar 

  12. Ludwig JA, Reynolds JF (1988) Statistical ecology: a primer on methods and computing. Wiley, New York

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kun-Lin Hsieh.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Hsieh, KL., Tong, LI. Manufacturing performance evaluation for IC products. Int J Adv Manuf Technol 28, 610–617 (2006). https://doi.org/10.1007/s00170-004-2382-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00170-004-2382-2

Keywords

Navigation