Abstract
The technology development, combined with chip size reductions, has significantly increased power density. Furthermore, the power limitation in portable devices has increased the importance of power consumption considerably. Approximate computing as an emerging paradigm leverages the error resiliency of applications to decrease power consumption. In this paper, we propose four approximate 4:2 compressors. We utilize the gate diffusion input to achieve significant area reduction in the proposed compressors. Afterward, we employ these compressors in the structure of Dadda multipliers. Compared to the state-of-the-art works, the proposed compressors result in, on average, 45% and 42% higher accuracy and lower area, respectively. Circuit simulations were carried out at a 32-nm carbon nanotube field-effect transistor technology node by HSPICE. The comparisons between our proposed compressors and exact compressor indicate that there has been an average improvement of 55%, 60% and 46% in the number of transistors, power consumption, and delay, respectively. In addition, the proposed multipliers were used in three image processing applications, including image multiplication, sharpening, and smoothing. The results show up to 46% and 70% improvement in the mean structure similarity index metric and peak signal-to-noise ratio compared to the state-of-the-art.
Similar content being viewed by others
Data Availability Statement
This manuscript has no associated data, or the data will not be deposited. [Authors’ comment: All data generated or analyzed during this study are included in this published article.
References
M. Ahmadinejad, M.H. Moaiyeri, F. Sabetzadeh, Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. AEU Int. J. Electron. Commun. 110, 152859 (2019)
O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Trans. Very Large Scale Integr. Syst. 25, 1352 (2017)
O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, M. Shafique, X-CGRA: An energy-efficient approximate coarse-grained reconfigurable architecture. IEEE Trans. Comput. Des. Integr. Circuits Syst. 39, 2558 (2019)
M.S. Ansari, H. Jiang, B.F. Cockburn, J. Han, Low-power approximate multipliers using encoded partial products and approximate compressors. IEEE J. Emerg. Sel. Top. Circuits Syst. 8, 404 (2018)
A. Arasteh, M.H. Moaiyeri, M. Taheri, K. Navi, N. Bagherzadeh, An energy and area efficient 4: 2 compressor based on FinFETs. Integration 60, 224 (2018)
C.-H. Chang, J. Gu, M. Zhang, Ultra low-voltage low-power CMOS 4–2 and 5–2 compressors for fast arithmetic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 51, 1985 (2004)
J. Deng, Device Modeling and Circuit Performance Evaluation for Nanoscale Devices: Silicon Technology beyond 45 Nm Node and Carbon Nanotube Field Effect Transistors. (Stanford University, 2007)
J. Deng, H.-S. P. Wong, A circuit-compatible SPICE model for enhancement mode carbon nanotube field effect transistors. In 2006 International Conference on Simulation of Semiconductor Processes and Devices (IEEE, 2006), pp. 166–169
S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, A new design method for imperfection-immune CNFET-based circuit design. Microelectron. J. 85, 62 (2019)
D. Esposito, A.G.M. Strollo, E. Napoli, D. de Caro, N. Petra, Approximate multipliers based on new approximate compressors. IEEE Trans. Circuits Syst. I Regul. Pap. 65, 4169 (2018)
C. Fritz, A.T. Fam, Survey of the low power wide area network technologies. IEEE Trans. Very Large Scale Integr. Syst. 25, 2971 (2017)
F. Gu, J. Niu, L. Jiang, X. Liu, M. Atiquzzaman, Fast binary counters based on symmetric stacking. J. Netw. Comput. Appl. 149, 102459 (2020)
M. Ha, S. Lee, Multipliers with approximate 4–2 compressors and error recovery modules. IEEE Embed. Syst. Lett. 10, 6 (2017)
W. Liu, F. Lombardi, M. Schulte, Approximate computing: from circuits to applications [scanning the issue]. Proc. IEEE 108, 2103 (2020)
W. Liu, F. Lombardi, M. Shulte, A retrospective and prospective view of approximate computing [point of view]. Proc. IEEE 108, 394 (2020)
M. Masadeh, O. Hasan, S. Tahar, Machine-learning-based self-tunable design of approximate computing. IEEE Trans. Very Large Scale Integr. Syst. 29, 800 (2021)
M. Mirzaei, S. Mohammadi, Process variation-aware approximate full adders for imprecision-tolerant applications. Comput. Electr. Eng. 87, 106761 (2020)
A. Momeni, J. Han, P. Montuschi, F. Lombardi, Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64, 984 (2014)
K. Nepal, S. Hashemi, H. Tann, R.I. Bahar, S. Reda, Automated high-level generation of low-power approximate computing circuits. IEEE Trans. Emerg. Top. Comput. 7, 18 (2016)
H. Pei, X. Yi, H. Zhou, Y. He, Design of ultra-low power consumption approximate 4–2 compressors based on the compensation characteristic. IEEE Trans. Circuits Syst. II Express Briefs 68, 461 (2020)
A. Pishvaie, G. Jaberipur, A. Jahanian, Improved CMOS (4; 2) compressor designs for parallel multipliers. Comput. Electr. Eng. 38, 1703 (2012)
K.M. Reddy, M.H. Vasantha, Y.B.N. Kumar, D. Dwivedi, Design and analysis of multiplier using approximate 4–2 compressor. AEU Int. J. Electron. Commun. 107, 89 (2019)
F. Salmanpour, M.H. Moaiyeri, F. Sabetzadeh, Ultra-compact imprecise 4:2 compressor and multiplier circuits for approximate computing in deep nanoscale. Circuits Syst. Signal Process. 40, 4633 (2021)
A.G.M. Strollo, E. Napoli, D. De Caro, N. Petra, G. Di Meo, Comparison and extension of approximate 4–2 compressors for low-power approximate multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 67, 3021 (2020)
N. Van Toan, J.-G. Lee, FPGA-based multi-level approximate multipliers for high-performance error-resilient applications. IEEE Access 8, 25481 (2020)
S. Venkatachalam, S.-B. Ko, Design of power and area efficient approximate multipliers. IEEE Trans. Very Large Scale Integr. Syst. 25, 1782 (2017)
K. Yang, D. Blaauw, D. Sylvester, Hardware designs for security in ultra-low-power IoT systems: an overview and survey. IEEE Micro 37, 72 (2017)
G. Zervakis, F. Ntouskas, S. Xydis, D. Soudris, K. Pekmestzi, VOSsim: a framework for enabling fast voltage overscaling simulation for approximate computing circuits. IEEE Trans Very Large Scale Integr Syst 26, 1204 (2018)
R. Zimmermann, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circuits 32, 1079 (1997)
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflict of interest
There is no conflict of interest.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Ghanatabadi, M., Ebrahimi, B. & Akbari, O. Accurate and Compact Approximate 4:2 Compressors with GDI Structure. Circuits Syst Signal Process 42, 4148–4169 (2023). https://doi.org/10.1007/s00034-023-02308-3
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-023-02308-3