Skip to main content
SpringerLink
Log in

Design of Low-Power 10-Transistor Full Adder Using GDI Technique for Energy-Efficient Arithmetic Applications

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

The general focus of this work is to design an area-optimised full adder and utilise it to lay out a low-power arithmetic unit that can be helpful for microprocessors. A traditional full adder with 28 transistors has been devised with 10 transistors of an equal amount of PMOS and NMOS, guaranteeing the proper switching activity. The proposed full adder has one XOR gate and two 2:1 multiplexers in which the XOR gate has been customised with 4 transistors using pass transistor logic (PTL). In contrast, the gate diffusion input (GDI) technique has been used to alter the multiplexer design. The combination of the GDI and PTL brings a novelty to the full adder circuit, through which the design required only 10 transistors to perform adding operations. The proposed full adder design has been constructed against ten different complementary metal oxide semiconductor processing technologies, namely 0.6 µm, 0.8 µm, 0.12 µm, 1.2 µm, 0.18 µm, 0.25 µm, 0.35 µm, 50 nm, 70 nm and 90 nm. Pre- and post-layout simulations evidence the accuracy of the results in which the design consumes 1.843 µW of power with 0.605 ns as the worst-case delay on 90 nm technology. Further, the full adder has been extended as an adder/subtractor unit of 4 bits, with the power delay product as 0.1285 × 10− 18 J for the critical delay of 1.095 ns. The proposed design has been compared against the various full and approximate adders. The full adder has a 12.99% power reduction over the existing low-power adder and a 58.4% power reduction over the 28 transistors. This ensures that the proposed adder outperforms the traditional design and the state of the artwork.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

Data availability

The data supporting this study are available from the corresponding author upon reasonable request.

References

  1. M. Aguirre, M. Linares, in An alternative logic approach to implement high-speed low-power full adder cells. 2005 18th Symposium on Integrated Circuits and Systems Design, 166–171 2005

  2. M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. Syst. 19(4), 718–721 (2011)

    Article  Google Scholar 

  3. I. Alamand, K.T. Lau, Approximate adder for low-power computations. Int. J. Electron. Lett. 5(2), 158–165 (2017)

    Article  Google Scholar 

  4. M. Amini-Valashani, M. Ayat, S. Mirzakuchaki, Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder. Microelectronics J. 74, 49–59 (2018)

    Article  Google Scholar 

  5. G.D. Basava Raj, M. Kusuma, G. Vijay Goud, G. Srinivasa Rao, Implementation of low power one-bit full adder with cadence tool. Mater. Today Proc. (2021). https://doi.org/10.1016/j.matpr.2021.02.185

    Article  Google Scholar 

  6. P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 2001–2008 (2015)

    Article  Google Scholar 

  7. T.K. Callaway, E.E. Swartzlander, Lowpower arithmetic components, in Low power design methodologies. ed. by J.M. Rabaey, M. Pedram (Springer, 1996), pp.161–200

    Chapter  Google Scholar 

  8. C.H. Chang, J. Gu, M. Zhang, A review of 0.18-μm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. Syst. 13(6), 686–694 (2005)

    Article  Google Scholar 

  9. J.-P. Deschamps, G.D. Sutter, E. Cant, Adders, in Guide to FPGA implementation of arithmetic functions. (Springer, Netherlands, Dordrecht, 2012), pp.153–182

    Chapter  Google Scholar 

  10. S.E. Fatemieh, S.S. Farahani, M.R. Reshadinezhad, LAHAF: low-power, area-efficient, and high-performance approximate full adder based on static CMOS. Sustain. Comput. Informatics Syst. 30, 100529 (2021)

    Article  Google Scholar 

  11. S. Goel, A. Kumar, M.A. Bayoumi, Design of robust, energy-efficient fulladders for deep-sub micrometer design using hybrid-CMOS logic style. IEEE Trans. Very Large Scale Integr. Syst. 14(12), 1309–1321 (2006)

    Article  Google Scholar 

  12. V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Des. Integr. Circuits Syst. 32(1), 124–137 (2013)

    Article  Google Scholar 

  13. M. Hasan, M.S. Hussain, M. Hossain, M. Hasan, H.U. Zaman, S. Islam, A high-speed and scalable XOR-XNOR-based hybrid full adder design. Comput. Electr. Eng. 93, 107200 (2021)

    Article  Google Scholar 

  14. J. Kandpal, A. Tomar, M. Agarwal, K.K. Sharma, High-speed hybrid-logic fulladder using high-performance 10-T XOR–XNOR cell. IEEE Trans. Very Large Scale Integr. Syst. 28(6), 1413–1422 (2020)

    Article  Google Scholar 

  15. P. Kishore, P.V. Sridevi, K. Babulu, Low power and optimized ripple carryadder and carry select adder using MOD-GDI technique. Microelectron Electromagn Telecommun 372, 159–171 (2016)

    Article  Google Scholar 

  16. S.S. Kumar, S. Rakesh, A novel high-speed low power 9T full adder. Mater. Today Proc. 24, 1882–1889 (2020)

    Article  Google Scholar 

  17. J.F. Lin, Y.T. Hwang, M.H. Sheu, C.C. Ho, A novel high-speed and energy efficient 10-transistor full adder design. IEEE Trans. Circuits Syst. I Regul. Pap. 54(5), 1050–1059 (2007)

    Article  Google Scholar 

  18. A. Misra, S. Birla, N. Singh, S.K. Dargar, High-performance 10-transistor adder cell for low-power applications. IETE J. Res. (2022). https://doi.org/10.1080/03772063.2022.2043785

    Article  Google Scholar 

  19. M.H. Moaiyeri, R.F. Mirzaee, K. Navi, Two new low-power and high-performance full adders. J. Comput. 4, 119–126 (2009)

    Article  Google Scholar 

  20. K. Murugan, R. Nithya, K. Prasanth, S. Fowjiya, R.U. Mageswari, E.M. Ali, in Analysis of full adder cells in numerous logic styles. 2022 International Conference on Electronics and Renewable Systems (ICEARS). IEEE, 90–96 March 2022

  21. H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XORand XNOR gates. IEEE Trans. Very Large Scale Integr. Syst. 26(8), 1481–1493 (2018)

    Article  Google Scholar 

  22. M.C. Parameshwara, H.C. Srinivasaiah, Low-power hybrid 1-bit full-addercircuit for energy efficient arithmetic applications. J. Circuits Syst. Comput. 26(1), 1750014 (2017)

    Article  Google Scholar 

  23. M.C. Parameshwara, Approximate full adders for energy-efficient image processing applications. J. Circuits Syst. Comput. 30(13), 2150235 (2021)

    Article  Google Scholar 

  24. J. Ponnian, S. Pari, U. Ramadass, O.C. Pun, A new systematic GDI circuitsynthesis using MUX based decomposition algorithm and binary decision diagram for low power ASIC circuit design. Microelectron. J. 108, 104963 (2021)

    Article  Google Scholar 

  25. H.G. Rangaraju, U. Venugopal, K.N. Muralidhara, K.B. Raja, Design of efficient reversible parallel binary adder/subtractor. Comput. Netw. Inf. Technol. (2011). https://doi.org/10.1007/978-3-642-19542-6_14

    Article  Google Scholar 

  26. A. Sadeghi, N. Shiri, M. Rafiee, High-efficient, ultra-low-power and high-speed 4:2 compressor with a new full adder cell for bioelectronics applications. Circuits Syst. Signal Process. 39(12), 6247–6275 (2020)

    Article  Google Scholar 

  27. C. Senthilpari, M.I.T. Nirmal Raj, P. Velraj Kumar, J. Sheela Francisca, in Designa low voltage & Low power multiplier-free pipelined DCT architecture using hybrid full adder. 2018 IEEE 5th Int. Conf. Eng. Technol. Appl. Sci. ICETAS 2018, Nov 2019

  28. A.M. Shams, T.K. Darwish, M.A. Bayoumi, Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. Syst. 10(1), 20–29 (2002)

    Article  Google Scholar 

  29. E. Sicard, Microwind & DSCH Version 2 - User’s Manual by National Institute of Applied Sciences (Toulouse, France, 2002)

    Google Scholar 

  30. S.P. Spoorthi, Implementation and comparative analysis of full-adders using 180 nm,90nm, and 45nm technology in cadence. Mater. Today Proc. (2021). https://doi.org/10.1016/j.matpr.2021.06.176

    Article  Google Scholar 

  31. Z. Yang, J. Han, F. Lombardi, in Transmission gate-based approximate adders for inexact computing. Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15), 145–150 2015

  32. Y.D. Ykuntam, M. Rajan Babu, A novel architecture of high-speed and area-efficient wallace tree multiplier using square root carry select adder with mirroradder. Innov. Electron. Commun. Eng. 65, 319–326 (2019)

    Article  Google Scholar 

  33. M.J. Zavarei, M.R. Baghbanmanesh, E. Kargaran, H. Nabovati, A. Golmakani, in Design of new full adder cell using hybrid-CMOS logic style. 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, 451–454 2011

  34. N. Zhuang, H. Wu, A new design of the CMOS full adder. IEEE J. Solid StateCircuits 27(5), 840–844 (1992)

    Article  Google Scholar 

  35. M. Zhang, J. Gu, C.-H. Chang, in A novel hybrid pass logic with static CMOS output drive full-adder cell. Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS ’03., vol. 5 (2003), pp. V–V

Download references

Acknowledgements

The authors thank the Department of Science & Technology, New Delhi, for the FIST funding (SR/FST/ET-I/2018/221(C). Also, the authors wish to thank the Intrusion Detection Lab at the School of Electrical & Electronics Engineering, SASTRA Deemed University, for providing infrastructural support to carry out this research work.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Srinivasa Ramanujan Centre, SASTRA Deemed University, Kumbakonam, 612 001, India

    T. Nirmalraj

  2. Senior Research Engineer, National Cohesion Ltd., A spin-out of the University of Southampton, Southampton, UK

    S. K. Pandiyan

  3. School of Electrical & Electronics Engineering, SASTRA Deemed University, Thanjavur, 613401, India

    Rakesh Kumar Karan & Rengarajan Amirtharajan

  4. School of Computing, SASTRA Deemed University, Thanjavur, 613401, India

    R. Sivaraman

Authors
  1. T. Nirmalraj
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. K. Pandiyan
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Rakesh Kumar Karan
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. R. Sivaraman
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Rengarajan Amirtharajan
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Rengarajan Amirtharajan.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Nirmalraj, T., Pandiyan, S.K., Karan, R.K. et al. Design of Low-Power 10-Transistor Full Adder Using GDI Technique for Energy-Efficient Arithmetic Applications. Circuits Syst Signal Process 42, 3649–3667 (2023). https://doi.org/10.1007/s00034-022-02287-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-022-02287-x

Keywords

Search

Navigation