Skip to main content
Log in

Soft Fault Diagnosis in Embedded Switched-Capacitor Filters

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a scheme to diagnose soft faults in switched-capacitor (SC) filters embedded in the PSoC1 processor from Infineon. The work addresses faults that cause reductions in the values of the filter capacitors due to degradations produced by electrical stress. The diagnosis scheme employs the step response of the pass band output of the filter under test. After simple signal processing steps, the test signal is delivered to a nearest neighbor (1NN) classifier that uses a similarity measure (dynamic time warping) to compare the incoming waveform with patterns stored in a dictionary. The signals in the dictionary are obtained from the filter's step response (using its transfer function) under fault-free and faulty conditions. The diagnosis characterization procedure consists of evaluations at different abstraction levels, including transfer function level simulations in MatLab (over a wide range of faulty conditions), SPICE level simulations, experimental fault injection, and on-chip signal measurements using the internal resources of the processor. All the simulations consider non-ideal effects like noise, jitter, thermal drift, capacitors mismatch, and inter-chip variation in offset voltages at a reasonable computational cost. The evaluations, performed at different abstraction levels, show an excellent performance of the method for diagnosing the addressed faults.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig.3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

Data Availability

The datasets generated during and/or analyzed during the current study are available from the corresponding author upon reasonable request.

References

  1. C. Besset, S. Bruyère, S. Blonkowski, S. Crémer, E. Vincent, MIM capacitance variation under electrical stress. Microelectron. Reliab. 43(8), 1237–1240 (2003). https://doi.org/10.1016/S0026-2714(03)00177-X

    Article  Google Scholar 

  2. D. Binu, B.S. Kariyappa, RideNN: a new rider optimization algorithm-based neural network for fault diagnosis in analog circuits. IEEE Trans. Instrum. Meas. (2019). https://doi.org/10.1109/TIM.2018.2836058

    Article  Google Scholar 

  3. J.B. Cloete, T. Stander, D.N. Wilke, Parametric circuit fault diagnosis through oscillation-based testing in analogue circuits: statistical and deep learning approaches. IEEE Access 10, 15671–15680 (2022). https://doi.org/10.1109/ACCESS.2022.3149324

    Article  Google Scholar 

  4. Y. Dai, J. Zhao, Fault diagnosis of batch chemical processes using a Dynamic Time Warping (DTW)-based artificial immune system. Ind. Eng. Chem. Res. 50(8), 4534–4544 (2011). https://doi.org/10.1021/ie101465b

    Article  Google Scholar 

  5. V. Djordjevic, V. Stojanovic, H. Tao, X. Song, S. He, W. Gao, Data-driven control of hydraulic servo actuator based on adaptive dynamic programming. Discret. Contin. Dyn. Syst. Ser. S 15(6), 1633–1650 (2022). https://doi.org/10.3934/dcdss.2021145

    Article  MathSciNet  MATH  Google Scholar 

  6. W. Dong, Fault diagnosis for compensating capacitors of jointless track circuit based on dynamic time warping. Math. Probl. Eng. (2014). https://doi.org/10.1155/2014/324743

    Article  MATH  Google Scholar 

  7. E.A. Dri, G.M. Peretti, E.A. Romero, A low-cost test strategy based on transient response method for embedded reconfigurable filters. Int. J. Electron. 108(4), 664–683 (2021). https://doi.org/10.1080/00207217.2020.1793412

    Article  Google Scholar 

  8. E. Dri, G. Peretti, E. Romero, A built-in self-test for analog reconfigurable filters implemented in a mixed-signal configurable processor. Analog Integr. Circuits Signal Process. 112(2), 355–365 (2022). https://doi.org/10.1007/s10470-022-02055-6

    Article  Google Scholar 

  9. E. Dri, G. Peretti, E. Romero, Fault detection in configurable switched-capacitor filters using transient analysis and dynamic time warping. Analog Integr. Circuits Signal Process. 108(2), 291–304 (2021). https://doi.org/10.1007/s10470-021-01888-x

    Article  Google Scholar 

  10. D. Van Ess, AN2168—PSoC® 1—Understanding switched capacitor filters. Application note. (2018)

  11. T. Gao, J. Yang, S. Jiang, A novel incipient fault diagnosis method for analog circuits based on GMKL-SVM and wavelet fusion features. IEEE Trans. Instrum. Meas. (2021). https://doi.org/10.1109/TIM.2020.3024337

    Article  Google Scholar 

  12. M.A. Granda, C. Fernandez, A. Barrado, P. Zumel, DC/DC converter output capacitor characterization using identification techniques and DTW. in Conference on Applied Power Electronics Conference and Exposition. APEC (2020). https://doi.org/10.1109/APEC39645.2020.9124167.

  13. P. Habaš, A. Acovic, B. Marjanović, M. Lobet, M. Benkais, Physical mechanism of interpoly capacitance reduction in high-voltage stress. Solid. State. Electron. 73, 21–26 (2012). https://doi.org/10.1016/j.sse.2012.03.001

    Article  Google Scholar 

  14. A. A. Hatzopoulos, Analog circuit testing, in Proceedings of the 2017 IEEE 22nd International Mixed-Signal Test. Workshop IMSTW 2017, pp. 1–6 (2017). https://doi.org/10.1109/IMS3TW.2017.7995206.

  15. P. He, J. Wen, V. Stojanovic, F. Liu, X. Luan, Finite-time control of discrete-time semi-Markov jump linear systems: a self-triggered MPC approach. J. Franklin Inst. 359(13), 6939–6957 (2022). https://doi.org/10.1016/j.jfranklin.2022.06.043

    Article  MathSciNet  MATH  Google Scholar 

  16. W. He, Y. He, B. Li, Generative adversarial networks with comprehensive wavelet feature for fault diagnosis of analog circuits. IEEE Trans. Instrum. Meas. 69(9), 6640–6650 (2020). https://doi.org/10.1109/TIM.2020.2969008

    Article  Google Scholar 

  17. W. He, Y. He, B. Li, C. Zhang, A naive-Bayes-based fault diagnosis approach for analog circuit by using image-oriented feature extraction and selection technique. IEEE Access (2020). https://doi.org/10.1109/ACCESS.2018.2888950

    Article  Google Scholar 

  18. W. Hu, H. Fan, J. Liu, Y. Sun, G. Zhao, A fault prediction method based on IAALO-SVM and similarity measure, in Prognostics and System Health Management Conference (PHM-Qingdao) 2019 (2019). https://doi.org/10.1109/PHM-Qingdao46334.2019.8942945

  19. S. Huang, F. Zhang, R. Yu, W. Chen, F. Hu, D. Dong, Turnout fault diagnosis through dynamic time warping and signal normalization. J. Adv. Transp. (2017). https://doi.org/10.1155/2017/3192967

    Article  Google Scholar 

  20. C.C. Hung, A.S. Oates, H.C. Lin, P. Chang, J.L. Wang, C.C. Huang, Y.W. Yau, New understanding of Metal-Insulator-Metal (MIM) capacitor degradation behavior, in Annual Proceedings, Reliability Physics, pp. 630–631. (2007)

  21. C.C. Hung, A.S. Oates, H.C. Lin, Y.E.P. Chang, J.L. Wang, C.C. Huang, Y.W. Yau, An innovative understanding of metal-insulator-metal (MIM)-capacitor degradation under constant-current stress. IEEE Trans. Device Mater. Reliab. 7(3), 462–466 (2007). https://doi.org/10.1109/TDMR.2007.907406

    Article  Google Scholar 

  22. Infineon Technologies, PSoC® Programmable System-on-Chip technical reference manual (San Jose, CA, 2017)

  23. L. Ji, C. Fu, W. Sun, Soft fault diagnosis of analog circuits based on a ResNet with circuit spectrum map. IEEE Trans Circuits Syst. I Regul. Pap. 1, 2–3 (2021). https://doi.org/10.1109/TCSI.2021.3076282

    Article  Google Scholar 

  24. Z. Jia, Z. Liu, Y. Gan, C.M. Vong, M. Pecht, A deep forest-based fault diagnosis scheme for electronics-rich analog circuit systems. IEEE Trans. Ind. Electron. 68(10), 10087–10096 (2021). https://doi.org/10.1109/TIE.2020.3020252

    Article  Google Scholar 

  25. W. Jiang, Time series classification: nearest neighbor versus deep learning models. SN Appl. Sci. (2020). https://doi.org/10.1007/s42452-020-2506-9

    Article  Google Scholar 

  26. V. Khemani, M.H. Azarian, M.G. Pecht, Learnable wavelet scattering networks: applications to fault diagnosis of analog circuits and rotating machinery. Electronics (2022). https://doi.org/10.3390/electronics11030451

    Article  Google Scholar 

  27. B. Kropf, AN2104 - PSoC® 1 - Dynamic Reconfiguration with PSoC DesignerTM (2017)

  28. P.S. Kumar, L.A. Kumaraswamidhas, S.K. Laha, Selecting effective intrinsic mode functions of empirical mode decomposition and variational mode decomposition using dynamic time warping algorithm for rolling element bearing fault diagnosis. Trans. Inst. Meas. Control 41(7), 1923–1932 (2019)

    Article  Google Scholar 

  29. Y. Li, R. Zhang, Y. Guo, P. Huan, M. Zhang, Nonlinear soft fault diagnosis of analog circuits based on RCCA-SVM. IEEE Access (2020). https://doi.org/10.1109/ACCESS.2020.2982246

    Article  Google Scholar 

  30. Z. Liu, X. Liu, S. Xie, J. Wang, X. Zhou, A novel fault diagnosis method for analog circuits based on multi-input deep residual networks with an improved empirical wavelet transform. Appl. Sci. (2022). https://doi.org/10.3390/app12031675

    Article  Google Scholar 

  31. M. Müller, Dynamic Time Warping (DTW) in Information Retrieval Music Motion, pp. 1–313 (2007). https://doi.org/10.1007/978-3-540-74048-3.

  32. M. Parai, S. Srimani, K. Ghosh, H. Rahaman, Multi-source data fusion technique for parametric fault diagnosis in analog circuits. Integration 84, 92–101 (2022). https://doi.org/10.1016/j.vlsi.2022.01.005

    Article  Google Scholar 

  33. B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd edn. (University of California, Los Angeles, 2017)

    Google Scholar 

  34. J. Shi, Y. Deng, Z. Wang, Q. He, A combined method for analog circuit fault diagnosis based on dependence matrices and intelligent classifiers. IEEE Trans. Instrum. Meas. (2020). https://doi.org/10.1109/TIM.2019.2905307

    Article  Google Scholar 

  35. V. Singh, N. Meena, Engine fault diagnosis using DTW, MFCC and FFT, in Proceedings of the First International Conference on Intelligent Human Computer Interaction, pp. 83–94. (2009) https://doi.org/10.1007/978-81-8489-203-1_6.

  36. S. Sun, X. Song, Z. Liu, W. Tian, C. Li, A combination of dynamic simulation and dynamic time warping for fault diagnosis of chemical process startups. Chem. Eng. Trans. (2020). https://doi.org/10.3303/CET2081051

    Article  Google Scholar 

  37. G. Tang, B. Pang, Y. He, T. Tian, Gearbox fault diagnosis based on hierarchical instantaneous energy density dispersion entropy and dynamic time warping. Entropy (2019). https://doi.org/10.3390/e21060593

    Article  MathSciNet  Google Scholar 

  38. H. Tao, L. Cheng, J. Qiu, V. Stojanovic, Few shot cross equipment fault diagnosis method based on parameter optimization and feature mertic. Meas. Sci. Technol. 33(11), 115005 (2022). https://doi.org/10.1088/1361-6501/ac8368

    Article  Google Scholar 

  39. L. Tian, F. Wu, Y. Shi, J. Zhao, A current dynamic analysis based open-circuit fault diagnosis method in voltage-source inverter fed induction motors. J. Power Electron. 17(3), 725–732 (2017)

    Article  Google Scholar 

  40. Y. Tian, Z. Wang, C. Lu, Self-adaptive bearing fault diagnosis based on permutation entropy and manifold-based dynamic time warping. Mech. Syst. Signal Process. (2019). https://doi.org/10.1016/j.ymssp.2016.04.028

    Article  Google Scholar 

  41. H.W. Ting, C.Y. Chen, A VLSI on-chip analog high-order low-pass filter performance evaluation strategy. IEEE Trans. Instrum. Meas. 67(3), 621–633 (2018). https://doi.org/10.1109/TIM.2017.2786599

    Article  Google Scholar 

  42. G. Xu-Sheng, Q. Hong, M. Xiang-Wei, W. Chun-Lan, Z. Jie, Research on ELM soft fault diagnosis of analog circuit based on KSLPP feature extraction. IEEE Access 7, 92517–92527 (2019). https://doi.org/10.1109/ACCESS.2019.2923242

    Article  Google Scholar 

  43. C. Yang, Genetic algorithm based faulty parameter identification for linear analog circuit. IEEE Access 8, 213357–213369 (2020). https://doi.org/10.1109/ACCESS.2020.3034963

    Article  Google Scholar 

  44. C. Yang, L. Zhen, C. Hu, Fault diagnosis of analog filter circuit based on genetic algorithm. IEEE Access 7, 54969–54980 (2019). https://doi.org/10.1109/ACCESS.2019.2913049

    Article  Google Scholar 

  45. H. Yang, C. Meng, C. Wang, Data-driven feature extraction for analog circuit fault diagnosis using 1-D convolutional neural network. IEEE Access 8, 18305–18315 (2020). https://doi.org/10.1109/ACCESS.2020.2968744

    Article  Google Scholar 

  46. X. Zhang, H. Wang, V. Stojanovic, P. Cheng, S. He, X. Luan, F. Liu, Asynchronous fault detection for interval type-2 fuzzy nonhomogeneous higher level Markov jump systems with uncertain transition probabilities. IEEE Trans. Fuzzy Syst. 30(7), 2487–2499 (2022). https://doi.org/10.1109/TFUZZ.2021.3086224

    Article  Google Scholar 

  47. D. Zhen, T. Wang, F. Gu, A.D. Ball, Fault diagnosis of motor drives using stator current signal analysis based on dynamic time warping. Mech. Syst. Signal Process. 34(1–2), 191–202 (2013). https://doi.org/10.1016/j.ymssp.2012.07.018

    Article  Google Scholar 

Download references

Funding

This work was supported by Universidad Tecnológica Nacional and Universidad Nacional de Córdoba.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Gabriela M. Peretti.

Ethics declarations

Conflicts of Interest

The authors declare no conflict of interest.

Ethics Approval

This article does not contain any studies with human participants or animals performed by any of the authors.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Appendices

Appendix A: Selection of the Parameters for Characterizing the Non-ideal Effects

We adopt noise, offset voltage (and its thermal drift), and jitter values for simulation-based characterizations. In the following, we explain the criteria for their characterization.

The election of noise characteristics is based on experimental observations performed in this research and previous work [7, 9]. In these experiences, it was possible to observe that the noise is considerably higher when external measurement equipment (oscilloscope) is used for implementing the scheme. Therefore, we inject noise in the ideal signals for emulating the observed one in this situation, the worst-case scenario. Specifically, we simulate noise using two Gaussian sources. One has a signal-to-noise ratio (SNR) of 53 dB and is applied to the entire signal. The other replicates the impulsive noise caused by other equipment in the surroundings of PSoC1. It has an SNR of 33 dB and is applied only to 7% of the points of the waveform.

Regarding the offset voltage of the filters, the manufacturer reports a maximum of 140 mV that drifts with the temperature. On the other hand, the range considered for the jitter is ± 3 μs, corresponding to the duration of the clock phases in the filter under test [10].

Capacitor mismatches are also obtained from the manufacturers, assuming a normal distribution because the vendor does not disclose information about it. It is incorporated into each filter by randomly modifying the ratios between capacitors in the filter's TF. The random number generator used for this purpose is Gaussian, with a mean of 0 and a standard deviation of 3σ = 0.2%. This configuration ensures that 99.73% of the values lie within the range ± 0.2%.

The DTW algorithm employed in our proposal uses a single configuration parameter, the DTW window. After evaluating multiple values for this parameter, we determined that 20 samples-window produced the best performance. We found that 20 samples were the minimum that offers 100% of fault diagnosis in all the capacitors, ranging from ~ 12 to ~ 42%. A lower number of samples worsen the diagnostic results, while a larger number of samples do not improve the results but increase the diagnosis time.

Additionally, the algorithm has two requirements for processing the signals:

• The t=0 timestamp of the input signals must be aligned to the step input instant.

• The sample rate of the signals must match the one used to generate the faults dictionary. For the studies presented here, the sample rate adopted was 1MHz.

The value adopted for FM is based on the data obtained by simulations at the TF level, previously reported in the paper. We performed trials with different values and selected the more conservative one. Our results show that the method delivers 100% correct diagnostics when the faults are outside the uncertainty region. It also labels a given result as unreliable when the fault is in the uncertainty region. Furthermore, SPICE simulation and experimental data confirm that the selected value for FM reaches a robust performance.

Finally, there are parameters adopted for the characterization campaigns. The fault granularity used in the simulations at TF levels is small, allowing a detailed performance evaluation in a wide range of deviation faults. To study the method's behavior in many runs, we repeat the diagnosis procedure 100 times for each level of injected fault, changing the injected non-ideal effects for each run. To evaluate the impact of capacitor mismatches on the diagnosis results, we generate a population of 960 filters with a different mismatch.

When SPICE simulations are used, we adopt a single filter. This obeys the high computational cost of such detailed simulations. Experimental evaluations also consider only one filter because they aim to determine the feasibility of the implementation in a real environment aimed at in-field diagnosis applications.

Appendix B: Characterization of the Diagnosis Performance in Two Additional Cases of Study

This appendix extends the characterization of the diagnosis scheme by addressing two different case studies named Filter 2 and Filter 3.

Tables 12 and 13 report the specifications of these filters and their capacitor configurations. These filters are evaluated under the conditions established in Sect. 4.2. In addition, we maintain the number of individuals in the population (960), the capacitors' mismatches, and the previously described NJTd effects for comparative purposes.

Table 12 Functional parameters of Filter 2 and Filter 3
Table 13 Design parameters of Filter 2 and Filter 3

Tables 14 and 15 summarize the diagnosis results of these new cases, grouping them in four deviation regions (R1 to R4):

  1. 1.

    R1 the results are always fault-free and reliable (FM > 54%).

  2. 2.

    R2 uncertainty region (FM < 54%) for small deviation faults. The diagnosis outcomes transition from the fault-free to the correct faulty capacitor.

  3. 3.

    R3 The diagnosis results are correct (FM > 54%).

  4. 4.

    R4 zones of large deviations in C3 and CA for which the diagnosis results are declared unreliable (FM < 54%).

Table 14 Diagnosis results for Filter 2
Table 15 Diagnosis results for Filter 3

The diagnosis results for these filters are very similar to those observed for Filter 1, showing the robustness of our procedure. The main differences are observed for the ones of large deviations in C3 and CA for R2 regions (with FM < 54%). For Filter 1, this region is the narrowest, with a maximum span of 3.8%. For Filters 2 and 3, the extensions of these regions are 5% and 4%, respectively.

Regarding the uncertainty regions for large deviations, Filter 1 presents three for capacitors C1, C2, and C3. Similarly, Filters 2 and 3 showed this behavior for capacitors C3 and CA only.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Dri, E.A., Romero, E.A. & Peretti, G.M. Soft Fault Diagnosis in Embedded Switched-Capacitor Filters. Circuits Syst Signal Process 42, 3153–3180 (2023). https://doi.org/10.1007/s00034-022-02262-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-022-02262-6

Keywords

Navigation