Abstract
Reconfigurability is an important capability that provides flexibility in computing architecture and low-power technique. It is challenging in digital-in-concept for designing smart analog circuits operated on low power. This work presents a low-power, low-noise, and high-speed multistage feed-forward reconfigurable comparator for medium-to-high-speed analog-to-digital converter. A power-efficient reconfigurable comparator design at 180 nm is presented with a new power reduction and offset compensation technique. The proposed dynamic latch-based 2-stage comparator gives an 83.2% power saving compared with a 3-stage comparator. The reduced number of active stages in comparator lowers the load capacitance to the post-amplifier and the power consumption. The 2-stage comparator gives a high slew rate, low power consumption, and better result at a Nyquist rate of 2.4 GS/s as compared with the previous state of the art. We have also proposed the reconfigurable multistage comparator, which gives the features of both 2-/3-stage comparators. We have performed the post-layout simulation to validate the design for process variation and mismatch with proposed circuit and compared with state of the art. Further, the voltage gain is 100 dB with power supply 1.8 V while consuming 523.4 \(\upmu \)W and 86.15 \(\upmu \)W for 3-stage and 2-stage comparator, respectively.
Similar content being viewed by others
References
A.-J. Annema, B. Nauta, R. Van Langevelde, H. Tuinhout, Analog circuits in ultra-deep-submicron CMOS. IEEE J. Solid-State Circuits 40(1), 132–143 (2005)
S. Babayan-Mashhadi, R. Lotfi, An offset cancellation technique for comparators using body-voltage trimming. Analog Integr. Circuits Signal Process. 73(3), 673–682 (2012)
S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(2), 343–352 (2013)
S. Choi, Y. Suh, J. Lee, J. Kim, B. Kim, H.-J. Park, J.-Y. Sim, A self-biased current-mode amplifier with an application to 10-bit pipeline ADC. IEEE Trans. Circuits Syst. I Regul. Pap. 64(7), 1706–1717 (2017)
L. Danial, N. Wainstein, S. Kraus, S. Kvatinsky, Breaking through the speed-power-accuracy tradeoff in ADCs using a memristive neuromorphic architecture. IEEE Trans. Emerg. Top. Comput. Intell. 2(5), 396–409 (2018)
M. Ho, J. Guo, T.W. Mui, K.H. Mak, W.L. Goh, H.C. Poon, B. Shi, M.W. Lau, K.N. Leung, A two-stage large-capacitive-load amplifier with multiple cross-coupled small-gain stages. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(7), 2580–2592 (2016)
A. Inamdar, A. Sahu, J. Ren, A. Dayalu, D. Gupta, Flash ADC comparators and techniques for their evaluation. IEEE Trans. Appl. Supercond. 23(3), 1400308–1400308 (2013)
W. Jendernalik, An ultra-low-energy analog comparator for A/D converters in CMOS image sensors. Circuits Syst. Signal Process. 36(12), 4829–4843 (2017)
M. Kulkarni, V. Sridhar, G.H. Kulkarni, 4-bit flash analog to digital converter design using CMOS-LTE Comparator. In: 2010 IEEE Asia Pacific Conference on Circuits and Systems. IEEE, pp. 772–775 (2010)
M. Nasrollahpour, R. Sreekumar, S. Hamedi-Hagh. Low power comparator with offset cancellation technique for flash ADC. In: 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), pp. 1–4. IEEE (2017)
A. Paidimarri, D. Griffith, A. Wang, G. Burra, A.P. Chandrakasan, An RC oscillator with comparator offset cancellation. IEEE J. Solid-State Circuits 51(8), 1866–1877 (2016)
B. Razavi, The flash ADC [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 9(3), 9–13 (2017)
S. Ramakrishnan, Low voltage CMOS analog switch. U.S. Patent 6,492,860, issued 10 Dec 2002
A. Rodríguez-Vázquez, R. Domínguez-Castro, F. Medeiro, M. Delgado-Restituto, High resolution CMOS current comparators: design and applications to current-mode function generation. Analog Integr. Circuits Signal Process. 7(2), 149–165 (1995)
G. Tretter, M.M. Khafaji, D. Fritsche, C. Carta, F. Ellinger, Design and characterization of a 3-bit 24-GS/s flash ADC in 28-nm low-power digital CMOS. IEEE Trans. Microw. Theory Tech. 64(4), 1143–1152 (2016)
J. Yoo, A TIQ based flash A/D Converter for System-on-Chip Applications. PhD diss., Ph.D. Thesis, The Pennsylvania State University, The Graduate School, Department of Computer Science and Engineering (2003)
Acknowledgements
The authors would like to thank the University Grant Commission (UGC) New Delhi, Government of India, under JRF scheme with Award No. 22745/(NET-DEC. 2015) for providing financial support and Special Manpower Development Program Chip to System Design, Department of Electronics and Information Technology (DeitY), under the Ministry of Communication and Information Technology, Government of India, for providing necessary research facilities.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Raut, G., Shah, A.P., Sharma, V. et al. A 2.4-GS/s Power-Efficient, High-Resolution Reconfigurable Dynamic Comparator for ADC Architecture. Circuits Syst Signal Process 39, 4681–4694 (2020). https://doi.org/10.1007/s00034-020-01371-4
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-020-01371-4