Skip to main content
SpringerLink
Log in

Madet—A machine-description table based instruction scheduler in TH-RISC for exploiting instruction level parallelism

  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

This paper presents a parameterized instruction scheduling algorithm based on machine description table for TH-RISC system, having a (3–5) stages pipeline structure. It would provide considerable flexibility for instruction scheduling, improving execution efficiency for rapidly upgrading RISC machines. And, using this instruction scheduler as a tool, the effect of several methods for solving instruction interlock problem has been analyzed. Finally, a high performance approach combining the hardware feasibility and software effectiveness for solving instruction interlock problem, the improvement of instruction level parallelism (ILP) and speed-up results are given.

The algorithm complexity isO(n 2).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Davidson J M. A regartable instruction reorganizer.ACM SIGPLAN Notices, 1986, 21(7).

  2. Hennesy J, Gross T. Postpass code optimization of pipeline copnstraints.ACM Trans. on Programming Language & Systems, 1983, 5(3).

  3. Hennesy J, Gross T. Code generation and reorganization in the presence of pipeline constraints. In: Proceedings of the 9th Symp. on Principles of Programming Languages, Jan. 25–27, 1982.

  4. Gibbons P B, Muchnick S S. Efficient instruction scheduling for a pipeline architecture.ACM SIGPLAN Notices, 1986, 21(7).

  5. Mueller M S, Varghese J. Retargettable microcode synthesis.ACM Trans. on Programming Language & Systems, 1987, 9(2).

  6. Johnson M S, Miller T C. Effectiveness of a Machine-Level Global Optimizer. ACM SIGPLAN Notices, 1986, 21(7).

  7. Fisher J A. Trace scheduling — A technique for global microcode compaction.IEEE Trans. on Computers, 1981, 30(7).

  8. Colwell R P, Nix R P, O'donnel J J, Papworth D B, Rodman P K. A VLIW architecture for a trace scheduling compiler.IEEE Trans. on Computers, 1988, 37(8).

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Technology, Tsinghua University, 100084, Beijing

    Sanli Li & Xinggang Fu

Authors
  1. Sanli Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Xinggang Fu
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

The project is supported by the National Natural Science Foundation of China.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Li, S., Fu, X. Madet—A machine-description table based instruction scheduler in TH-RISC for exploiting instruction level parallelism. J. of Compt. Sci. & Technol. 9, 153–159 (1994). https://doi.org/10.1007/BF02939496

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02939496

Keywords

Search

Navigation