Skip to main content
Log in

Electrical reliability of parylene films for device passivation

  • Published:
Metallurgical Transactions Aims and scope Submit manuscript

Abstract

Parylene, high-purity and pinhole-free polymeric films were assessed to determine the feasibility of employing this coating as either a replacement or an adjunct to inorganic passivation layers or as a barrier coating capable of maintaining the semiconductor surface free of moisture, ions, and other contaminants. To study the effects of temperature and electrical stress on semiconductor devices coated with various Parylenes, the Rel-chip which enbles the determination of immediate and magnified changes in critical electrical device parameters for MOS and IC devices. Three groups containing unlidded devices were coated with three different Parylenes,i.e., Parylene C, D, and N, while the “lidded” devices were to function as controls. After coating with Parylene, all the devices underwent electrical/temperature stressing to evaluate the stability of Parylene coatings on the “Rel-Chip” based on measurement of leakage currents and threshold voltages. The groups of devices received initial measurements onV GST, IDSS, ISDS, BVDSS, andBV SDS and were subdivided for three types of electrical stress. The results indicated that changes in the electrical parameters were negligible on most of the Parylene coated devices after they were subjected to the various stress conditions. The average threshold voltage shifted less than 0.1, the breakdown voltage changed less than 1 v and the leakage currents drifted within a few picoamperes for all groups.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. U.S. Patent 3,221,068, November, 1965.

  2. U.S. Patent 3,246,627, April, 1965.

  3. U.S. Patent 3,288,728, November, 1966.

  4. U.S. Patent 3,342,754, September, 1967.

  5. W. E. Loeb and C. E. White:Parylene for Conformal Insulation, presented at the National Electronic Packaging Convention, Long Beach, Calif., January, 1968, and New York, N.Y., June, 1968.

  6. W. F. Gorham:Machine Design, 1968, vol. 40, p. 65.

    Google Scholar 

  7. F. A. Jenkins and H. E. White:Fundamentals of Optics, 3rd Ed., pp. 264–67, McGraw-Hill, New York, 1957.

    Google Scholar 

  8. S. M. Lee, J. P. McCloskey, and J. J. Licari:Insulation, 1969, vol. 15, pp. 40–43.

    Google Scholar 

  9. S. M. Lee and P. H. Eisenberg:Insulation, 1969, vol. 15, pp. 97–99.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Additional information

This report was prepared by the Autonetics Division of North American Rockwell in fulfillment of NASA/ERC Contract NAS 12-2011.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Lee, S.M., Licari, J.J. & Litant, I. Electrical reliability of parylene films for device passivation. Metall Trans 1, 701–711 (1970). https://doi.org/10.1007/BF02811598

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02811598

Keywords

Navigation