Abstract
For sequential circuit path delay testing, we propose a new update rule for state variables whereby flipflops are updated with their correct values provided they are destinations of at least one robustly activated path delay fault. Existing algorithms in the literature, for robust fault simulation and test generation, assign unknown values to off-path latches that have non-steady signals at their inputs in the previous vector. Such procedures are pessimistic and predict low fault coverages. They also have an adverse effect on the execution time of fault simulation especially if the circuit has a large number of active paths. The proposed update rule avoids these problems and yet guarantees robustness.
Similar content being viewed by others
References
T.J. Chakraborty, V.D. Agrawal, and M.L. Bushnell, “Path delay fault simulation algorithms for sequential circuits,”Proc. Asian Test Symp. pp. 52–56, November 1992.
I. Pomeranz, L.N. Reddy, and S.M. Reddy, “SPADES: a simulator for path delay faults in sequential circuits,”Proc. European Design Automation Conference, pp 428–435, September 1992.
G.L. Smith, “Model for delay faults based upon paths,”Proc. Inter. Test Conf., pp 342–349, September 1985.
S. Bose, P. Agrawal, and V.D. Agrawal, “A path delay fault simulator for sequential circuits,”Proc. Sixth Inter. Conf. on VLSI Design, pp 269–274, January 1993.
K. Fuchs, F. Fink, and E.S. Schulz “DYNAMITE: an efficient automatic test pattern generation system for path delay faults,”IEEE Trans. on Computer-Aided Design, vol. 10, pp 1323–1335 October 1991.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Bose, S., Agrawal, P. & Agrawal, V.D. The optimistic update theorem for path delay testing in sequential circuits. J Electron Test 4, 285–290 (1993). https://doi.org/10.1007/BF00971977
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF00971977