Abstract
Computer architects are always interested in analyzing the complex interactions amongst the dynamically allocated resources. Generally a detailed simulator with a cycle-accurate simulation of the execution time is used. However, the cycleaccurate simulator can execute at the rate of 100K instructions per second, divided over the number of simulated cores. This means that the evaluation of a complex application with complex concurrency interactions on contemporary multi-core machine can be very slow. To perform efficient design space exploration we present a co-simulation environment, where the detailed execution of concurrency instructions in the pipeline of microthreaded cores and the interactions amongst the hardware components are abstracted. We present the evaluation of the high-level simulation framework against the cycle-accurate simulation framework. The results show that high-level simulator is faster and less complicated than cycle-accurate simulator and has reasonable accuracy.
Article PDF
Similar content being viewed by others
References
Eduardo Argollo, Ayose Falcón, Paolo Faraboschi, Matteo Monchiero, and Daniel Ortega. Cotson: infrastructure for full system simulation. SIGOPS Oper. Syst. Rev., 43(1):52–61, 2009.
Todd Austin, Eric Larson, and Dan Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. Computer, 35(2):59–67, 2002.
Thomas A. M. Bernard, Clemens Grelck, Michael A. Hicks, Chris R. Jesshope, and Raphael Poss. Resource-agnostic programming for manycore microgrids. In Proceedings of the 2010 conference on Parallel processing, Euro-Par 2010, pages 109–116, Berlin, Heidelberg, 2011. Springer-Verlag.
K. Bousias, L. Guang, C. R. Jesshope, and M. Lankamp. Implementation and evaluation of a microthread architecture. J. Syst. Archit., 55:149–161, March 2009.
Trevor E. Carlson, Wim Heirman, and Lieven Eeckhout. Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, SC ’11, pages 52:1-52:12, New York, NY, USA, 2011. ACM.
Lieven Eeckhout, Robert H. Bell Jr., Bastiaan Stougie, Koen De Bosschere, and Lizy K. John. Control flow modeling in statistical simulation for accurate and efficient processor design studies. SIGARCH Comput. Archit. News, 32(2):350, 2004.
Lieven Eeckhout, Sebastien Nussbaum, James E. Smith, and Koen De Bosschere. Statistical simulation: Adding efficiency to the computer designer’s toolbox. IEEE Micro, 23:26–38, September 2003.
Cagkan Erbas, Andy D. Pimentel, Mark Thompson, and Simon Polstra. A framework for system-level modeling and simulation of embedded systems architectures. EURASIP J. Embedded Syst., 2007:2-2, January 2007.
Davy Genbrugge and Lieven Eeckhout. Memory data flow modeling in statistical simulation for the efficient exploration of microprocessor design spaces. IEEE Trans. Comput., 57(1):41–54, 2008.
Davy Genbrugge and Lieven Eeckhout. Chip multiprocessor design space exploration through statistical simulation. IEEE Transactions on Computers, 58:1668–1681, 2009.
Clemens Grelck, Stephan Herhut, Chris Jesshope, Carl Joslin, Mike Lankamp, Sven-Bodo Scholz, and Alex Shafarenko. Compiling the functional data-parallel language sac for microgrids of self-adaptive virtual processors. In 14th Workshop on Compilers for Parallel Computing (CPC’09), IBM Research Center, Zurich, Switzerland, 2009.
Clemens Grelck and Sven-Bodo Scholz. Sac: off-the-shelf support for data-parallelism on multicores. In Proceedings of the 2007 workshop on Declarative aspects of multicore programming, DAMP ’07, pages 25-33, New York, NY , USA, 2007. ACM.
Chris Jesshope. A model for the design and programming of multicores. Advances in Parallel Computing, High Performance Computing and Grids in Action(16):37-55, 2008.
Chris Jesshope, Mike Lankamp, and Li Zhang. The implementation of an svp many-core processor and the evaluation of its memory architecture. SIGARCH Comput. Archit. News, 37:38–45, July 2009.
Chris R. Jesshope. Microgrids - the exploitation of massive on-chip concurrency. In Lucio Grandinetti, editor, High Performance Computing Workshop, volume 14 of Advances in Parallel Computing, pages 203–223. Elsevier, 2004.
Chris R. Jesshope. Microthreading a model for distributed instruction-level concurrency. Parallel Processing Letters, 16(2):209–228, 2006.
Raphael ‘kena’ Poss. On the realizability of hardware microthreading— Revisting the general-purpose processor interface: consequences and challenges. PhD thesis, University of Amsterdam, 2012.
Raphael ‘kena’ Poss. SL—a “quick and dirty” but working intermediate language for SVP systems. Technical Report arXiv:1208.4572v1 [cs.PL], University of Amsterdam, August 2012.
Raphael ‘kena’ Poss, Mike Lankamp, Qiang Yang, Jian Fu, Michiel W. van Tol, Irfan Uddin, and Chris R. Jesshope. Apple-CORE: harnessing general-purpose many-cores with hardware concurrency management. Microprocessors and Microsystems, 2013.
Mike Lankamp, Raphael Poss, Qiang Yang, Jian Fu, Irfan Uddin, and Chris R. Jesshope. MGSim - Simulation tools for multi-core processor architectures. Technical Report arXiv:1302.1390v1 [cs.AR], University of Amsterdam, February 2013.
Brett H. Meyer, Joshua J. Pieper, JoAnn M. Paul, Jeffrey E. Nelson, Sean M. Pieper, and Anthony G. Rowe. Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors. IEEE Trans. Comput., 54(6):684–697, 2005.
Jayadev Misra. Distributed discrete-event simulation. ACM Comput. Surv., 18:39–65, March 1986.
Sebastien Nussbaum and James E. Smith. Statistical simulation of symmetric multiprocessor systems. In SS '02: Proceedings of the 35th Annual Simulation Symposium, page 89, Washington, DC, USA, 2002. IEEE Computer Society.
Andy D. Pimentel, Cagkan Erbas, and Simon Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput., 55:99–112, February 2006.
Raphael Poss, Mike Lankamp, Irfan Uddin, Jaroslav Sýkora, and Leoš Kafka. Heterogeneous integration to simplify many-core architecture simulations. In Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO ’12, pages 17-24, New York, NY , USA, 2012. ACM.
Raphael Poss, Mike Lankamp, Qiang Yang, Jian Fu, Irfan Uddin, and Chris Jesshope. MGSim - A simulation environment for multi-core research education. SAMOS, 2013.
Mendel Rosenblum, Edouard Bugnion, Scott Devine, and Stephen A. Herrod. Using the SimOS machine simulator to study complex computer systems. ACM Trans. Model. Comput. Simul., 7(1):78–103, 1997.
Irfan Uddin. High-level simulation of the Microgrid. Master’s thesis, University of Amsterdam, Amsterdam, the Netherlands, August 2009.
Irfan Uddin. Design space exploration in the microthreaded many-core architecture. Technical report, University of Amsterdam, September 2013. arXiv Technical report.
Irfan Uddin. Microgrid - The microthreaded many-core architecture. Technical report, University of Amsterdam, September 2013. arXiv Technical report.
Irfan Uddin, Raphael Poss, and Chris Jesshope. Analytical-based high-level simulation of microthreaded many-core architectures. In PDP, February 2014.
Irfan Uddin, Raphael Poss, and Chris Jesshope. Cache-based high-level simulation of microthreaded many-core architectures. Journal of Systems Architecture, 60(7):529 - 552, 2014.
Irfan Uddin, Raphael Poss, and Chris Jesshope. Signature-based high-level simulation of microthreaded many-core architectures. SIMULECH, 2014.
Irfan Uddin, Michiel W. van Tol, and Chris R. Jesshope. High-level simulation of SVP many-core systems. Parallel Processing Letters, 21(4):413–438, December 2011.
M.W. van Tol, C.R. Jesshope, M. Lankamp, and S. Polstra. An implementation of the sane virtual processor using posix threads. Journal of Systems Architecture, 55(3):162–169, 2009. Challenges in self-adaptive computing (Selected papers from the Aether-Morpheus 2007 workshop).
J. Wawrzynek, D. Patterson, M. Oskin, Shin-Lien Lu, C. Kozyrakis, J.C. Hoe, D. Chiou, and K. Asanovic. Ramp: Research accelerator for multiple processors. Micro, IEEE, 27(2):46-57, march-april 2007.
Author information
Authors and Affiliations
Additional information
Author’s profile
Irfan Uddin is working as Assistant Professor at Al- Yamamah University, Riyadh, Kingdom of Saudi Arabia. His expertise include architectural simulation, high-level simulations, design space exploration and comparative analysis. He has been working on the high-level simulation for a particular type of many-core systems, known as microthreaded manycore architecture.
This article is distributed under the terms of the Creative Commons Attribution License which permits any use, distribution, and reproduction in any medium, provided the original author(s) and the source are credited.
Rights and permissions
Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made.
The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.
To view a copy of this licence, visit https://creativecommons.org/licenses/by/4.0/.
About this article
Cite this article
Uddin, I. High-level simulation of concurrency operations in microthreaded many-core architectures. GSTF J Comput 4, 21 (2015). https://doi.org/10.7603/s40601-014-0021-9
Received:
Accepted:
Published:
DOI: https://doi.org/10.7603/s40601-014-0021-9