Skip to main content
Log in

Effect of Process-Related Impurities on the Electrophysical Parameters of a MOS Transistor

  • Published:
Russian Microelectronics Aims and scope Submit manuscript

Abstract

It is established that the electrophysical characteristics of MOS transistors largely depend on the quality of a gate dielectric. The presence of an extra built-in charge in the dielectric and fast surface states at the SiO2/Si interface leads to both an increased threshold voltage and decreased saturation current and voltage, decreased slopes of the characteristics of the MOS transistor in the linear and saturation regions, and a decreased structure conductance in the linear region. The gate leakage currents also increase. It is shown that the view and shape of the capacity–voltage characteristics are determined by the value of an extra positive charge in the bulk of the dielectric and the density of fast surface states at the Si/SiO2 interface. These values are correlated to the profile of the distribution of the surface concentration of the process-related impurities adsorbed at the wafer surface during the manufacturing of the device, which allows us to judge the quality of the materials used, adherence to the production conditions, and, if necessary, correct them opportunely as required.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1.
Fig. 2.
Fig. 3.
Fig. 4.
Fig. 5.

Similar content being viewed by others

REFERENCES

  1. Bazovye tekhnologicheskie protsessy izgotovleniya poluprovodnikovykh priborov i integral’nykh mikroskhem na kremnii (Basic Technological Processes for the Production of Semiconductor Devices and Integrated Circuits on Silicon), Turtsevich, A.S., Ed., Minsk: Integralpoligraf, 2013.

    Google Scholar 

  2. Lebedev, A.I., Fizika poluprovodnikovykh priborov (Physics of Semiconductor Devices), Moscow: Fizmatlit, 2008, pp. 239–294.

  3. Efimov, I.E., Kozyr’, I.Ya., and Gorbunov, Yu.I., Mikroelektronika. Fizicheskie i tekhnologicheskie osnovy, nadezhnost’ (Microelectronics. Physical and Technological Principles, Reliability), Moscow: Vyssh. Shkola, 1986, pp. 20–39.

  4. SEMI M33-0988.

  5. Berneike, W., Knoth, J., Schwenke, H., and Weisbrod, U., Fresnius Z. Anal. Chem., 1989, vol. 333, pp. 524–526.

    Article  Google Scholar 

  6. Sze, S.M. and Lee, M.K., Semiconductor Devices: Physics and Technology, 3nd ed., Singapore: Wiley, 2012.

    Google Scholar 

  7. Denisenko, V.V., New physical effects in nanometer MOSFETs, Kompon. Tekhnol., 2009, no. 12, p. 157.

  8. Bocharov, L.N., Polevye tranzistory (Field Effect Transistors), Moscow: Radio Svyaz’, 1984.

  9. S. Sze, VLSI Technology, New York: McGraw-Hill, 1988.

    Google Scholar 

  10. Choi, B.D. and Schroder, D.K., Degradation of ultrathin oxides by iron contamination, Appl. Phys. Lett., 2001, vol. 79, no. 16, pp. 2645–2647.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to V. S. Prosolovich.

Additional information

Translated by Z. Smirnova

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Odzhaev, V.B., Petlitskii, A.N., Prosolovich, V.S. et al. Effect of Process-Related Impurities on the Electrophysical Parameters of a MOS Transistor. Russ Microelectron 50, 63–68 (2021). https://doi.org/10.1134/S1063739720060086

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S1063739720060086

Keywords:

Navigation