Abstract
Latest FPGA devices integrate processor, DSP blocks and memories as IP cores, due to which it is possible to build high performance FPGA based embedded applications. As all these hard and soft IP blocks are integrated on a single FPGA chip, the system consumes more power, which grows up at each new generation. Inside FPGA, embedded multiplier block is extensively used in the high performance design applications. Early estimation of power for this block provide evaluation to designer to design high performance and low power applications. In this paper a power estimation model has been developed for embedded multiplier block targeted to Spartan 3 FPGAs. The model is developed using regression and curve fitting approach. Several configurations of embedded multiplier having different I/O vector length are instantiated using Core Generator Tool and Xilinx Xpower Analyzer is used to compute leakage power and dynamic power.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Verma G, Kumar M, Khare V (2017) Analysis of low power consumption techniques on FPGA for wireless devices. Wirel Pers Commun 95(2):353–364
Verma G, Kumar M, Khare V (2017) low power synthesis and validation of an embedded multiplier for FPGA based wireless communication systems. Wirel Pers Commun 95(2):365–373
Choy NCK, Wilton SJE (2006) Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs. In: Proceedings of FPT, pp 253–256
Amira A, Chandrasekaran S (2007) Power modeling and Efficient FPGA implementation of FHT for signal processing. IEEE Trans. VLSI Syst. 15(3):286–297
Jevtic R, Carreras C (2010) Power estimation of embedded multiplier blocks in FPGAs. IEEE Trans. VLSI Syst. 18(5):835–839
Deng L, Sobti K, Chakrabarti C (2011) Accurate models for estimating area and power of FPGA implementations. In: Proceedings of the IEEE international conference on acoustics, speech and signal processing, pp 1417–1420
Meidanis D, Georgopoulos K, Papaefstathiou I (2011) FPGA Power consumption measurements and estimations under different implementation parameters. In: Proceedings of the IEEE field-programmable technology, pp. 1–6
Hassan H, Abdallah N (2012) A complete power estimation methodology for DSP blocks in FPGAs. In: Proceedings of the IEEE international symposium on quality electronic design, pp. 249–254
Jevtic R, Carreras C (2012) A complete dynamic power estimation model for data-paths in FPGA DSP designs. Integr VLSI J 45:172–185
Mehri H, Alizadeh B (2015) Analytical performance model for FPGA-based reconfigurable computing. Microprocess Microsyst J 39:796–806
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Verma, G., Kumar, R. & Khare, V. Regression based FPGA power estimation tool (FPE_Tool) for embedded multiplier block. Int. j. inf. tecnol. 11, 795–798 (2019). https://doi.org/10.1007/s41870-018-0193-1
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s41870-018-0193-1