Skip to main content
SpringerLink
Log in

Modelling and Analysis of Dual Material Gate Charge Plasma Based Vertical t-shaped TFET

  • Original Paper
  • Published:
Silicon Aims and scope Submit manuscript

Abstract

The present manuscript has proposed a capacitance-based model of dual material gate charge plasma-based vertically t-shaped Tunnel Field Effect Transistor (DMG V-tTFET) with spacer regions. The surface potential model, which modulates terminal capacitance and the drain current model is used to analyse the Poisson Equation (PE). For modelling the n-type channel, the inclusions are an enhancement-mode, accumulated charges, and ionized impurity charge carriers. The spacer region’s surface potential and channel region potential are inspected with modelling whose outcomes are authenticated by the simulations in the Silvaco TCAD software for various boundary conditions. The potential model is found by allocating the proposed device into ten distinct units and applying the 1-Dimensional (1-D) and 2-Dimensional (2-D) PE in their respective sections. To resolve the PEs for different sections, the parabolic approximation method is employed. The impact of geometrical variety, for instance, the spacer length and tunnelling width are analysed with dependence upon the electrical characteristics of DMG V-tTFET. The surface potential of greater than 0.75 V at a power supply voltage of 0.5 V is attributed to the establishment of an energy barrier in the channel with optimal device parameters.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Data Availability

The authors affirm that the data available in the article may be found in the publication, its additional materials, or the sources listed below.

References

  1. Boucart K, Ionescu AM (2007) Double-gate tunnel FET with high gate dielectric. IEEE Trans Electron Devices 54(7):1725–1733. https://doi.org/10.1109/.TED.2007.899389

    Article  CAS  Google Scholar 

  2. Vandenberghe W, Verhulst A, Groeseneken G, Soree B, Magnus W (2008) Analytical model for a tunnel field-effect transistor. In: Proc MELECON, pp 923–928

  3. Arun Samuel TS, Balamurugan NB, Sibitha S, Saranya R (2013) Analytical modeling and simulation of dual material gate tunnel field-effect transistors. J Electr Eng Technol 8(6):1481–1486. https://doi.org/10.5370/JEET.2013.8.6.1481

    Article  Google Scholar 

  4. Seabaugh AC, Zhang Q (2010) Low-voltage tunnel transistors for beyond CMOS logic. Proc IEEE 98(12):2095–2110

  5. Wadhwa G, Raj B (2018) Label-free detection of biomolecules using charge-plasma-based gate underlap dielectric modulated junctionless TFET. J Electron Mater Springer 47(8):4883–4893

    Google Scholar 

  6. Nigam K, Kondekar P, Sharma D (2016) High-frequency performance of dual metal gate vertical tunnel field-effect transistor based on work function engineering. Micro Nano Lett 11(6):319–322. https://doi.org/10.1049/mnl.2015.0526

    Article  CAS  Google Scholar 

  7. Choi WY, Park B-G, Lee JD, Liu T-JK (2007) Tunnelling field-effect transistors (TFETs) with subthreshold swing (SS) less than60 mV/dec. IEEE Electron Device Lett 28(8):743–745. https://doi.org/10.1109/LED.2007.901273

  8. Xu P, Lou H, Zhang L, Yu Z, Lin X (2017) Compact model for double-gate tunnel FETs with gate–drain underlap. IEEE Trans Electron Devices 64(12):5242–5248. https://doi.org/10.1109/TED.2017.2762861

    Article  CAS  Google Scholar 

  9. Lee MJ, Choi WY (2011) Analytical model of single-gate silicon-on-insulator (SOI) tunnelling field-effect transistors (TFETs). Solid-State Electron 63(1):110–114

    Article  CAS  Google Scholar 

  10. Wan J, Le Royer C, Zaslavsky A, Cristoloveanu S (2011) A tunnelling field-effect transistor model combining interband tunnelling with channel transport. J Appl Phys 110(10):104503-1-104503-7

  11. Wadhera T, Wadhwa G, Bhardwaj TK, Kakkar D, Raj B (2020) Design and performance analysis of symmetrical and asymmetrical triple gate dopingless vertical TFET for biorecognition. Silicon 19:1–9

    Google Scholar 

  12. Verhulst AS, Sorée B, Leonelli D, Vandenberghe WG, Groeseneken G (2010) Modeling the single-gate, double-gate, and gate-all around tunnel field-effect transistor. J Appl Phys 107(2):024518

    Article  Google Scholar 

  13. Vishnoi R, Kumar MJ (2014) A pseudo-2-D-analytical model of dual material gate-all-around nanowire tunnelling FET. IEEE Trans Electron Devices 61(7):2264–2270

    Article  Google Scholar 

  14. Kumar MJ, Janardhanan S (2013) Doping-less tunnel field effect transistor: design and investigation. IEEE Trans Electron Devices 60:3285–3290. https://doi.org/10.1109/TED.2013.2276888

    Article  CAS  Google Scholar 

  15. Zhan A, Mei J, Zhang L, He H, He J, Chan M (2012) Numerical study on dual material gate nanowire tunnel field-effect transistor. In: Proc Int Conf EDSSC, pp 1–5

  16. Lou H, Zhang L, Zhu Y, Lin X, Yang S, He J, Chan M (2012) A junctionless nanowire transistor with a dual-material gate. IEEE Trans Electron Devices 59(7):1829–1836

    Article  CAS  Google Scholar 

  17. Wadhwa G, Raj B (2019) Design, simulation and performance analysis of JLTFET biosensor for high sensitivity. IEEE Trans Nanotechnol 18:567–574. https://doi.org/10.1109/TNANO.2019.2918192

    Article  CAS  Google Scholar 

  18. Vishnoi R, Kumar MJ (2014) 2-D analytical model for the threshold voltage of a tunnelling FET with localized charges. IEEE Trans Electron Devices 61(9):3054–3059

    Article  Google Scholar 

  19. Mamidala JK, Vishnoi R, Pandey P (2016) Tunnel Field-effect Transistors (TFET): Modeling and simulation

  20. Wadhwa G, Raj B (2020) An analytical modeling of charge plasma based Tunnel Field Effect Transistor with impacts of gate underlap region. Superlattices Microstruct 142:106512

    Article  CAS  Google Scholar 

  21. Ranjith R, Suja KJ, Komaragiri RS (2021) An analytical model for a TFET with an n-doped channel operating in accumulation and inversion modes. J Comput Electron 20(3):1125–1136

    Article  Google Scholar 

  22. Goel A, Rewari S, Verma S, Gupta RS (2020) Physics-based analytic modeling and simulation of gate-induced drain leakage and linearity assessment in dual-metal junctionless accumulation nano-tube FET (DM-JAM-TFET). Appl Phys A 126(5):1–14

    Article  Google Scholar 

  23. Jain G, Sawhney RS, Kumar R, Wadhwa G (2021) Analytical modeling analysis and simulation study of dual material gate underlap dopingless TFET. Superlattices Microstruct 153:106866

    Article  CAS  Google Scholar 

  24. Wu C, Huang R, Huang Q, Wang C, Wang J, Wang Y (2014) An analytical surface potential model accounting for the dual-modulation effects in tunnel FETs. IEEE Trans Electron Devices 61(8):2690–2696. https://doi.org/10.1109/TED.2014.2329372

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, NIT Durgapur, Durgapur, W.B, India

    Prabin Kumar Bera, Rajib Kar & Durbadal Mandal

Authors
  1. Prabin Kumar Bera
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rajib Kar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Durbadal Mandal
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

Prabin Kumar Bera: Conceptualization, Methodology, simulation and original draft preparation.

Rajib Kar: Investigation, reviewing and editing.

Durbadal Mandal: Final reviewing and editing.

Corresponding author

Correspondence to Prabin Kumar Bera.

Ethics declarations

Ethics Approval and Consent to Participate

Not applicable.

Consent for Publication

Not applicable.

Competing Interests

The authors declare that they have no competing interests.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Bera, P.K., Kar, R. & Mandal, D. Modelling and Analysis of Dual Material Gate Charge Plasma Based Vertical t-shaped TFET. Silicon 14, 7667–7676 (2022). https://doi.org/10.1007/s12633-021-01518-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-021-01518-1

Keywords

Search

Navigation