Abstract
A fast half-pixel motion estimation algorithm and its corresponding hardware architecture are presented. Unlike three steps are needed in typical half-pixel motion estimation algorithm, the presented algorithm needs only two steps to obtain all the interpolated pixels of an entire 8 × 8 block. The proposed architecture works in a parallel way and is simulated by Modelsim 6.5 SE, synthesized to the Xilinx Virtex4 XC4VLX15 Field Programmable Gate Array (FPGA) device, and verified by hardware platform. The implementation results show that this architecture can achieve 190 MHz and 11 clock cycles are reduced to complete the entire interpolation process in comparison with typical half-pixel interpolation, which meets the requirements of real-time application for very high defination videos.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
ITU-T Recommendation H.264 and ISO/IEC14496-10 AVC, Joint Video Team, Draft ITU-T Recommendation and Final Draft International Stardard of Joint Video Specification, 2003.
G. Ruiz and J. A. Michell. An efficient VLSI architecture of fractional motion estimation in H.264 for HDTV. Journal of Signal Processing System, 62(2010) 3, 443–457.
T. Wiegand, G. J. Sullivan, G. Bjntegaard, et al.. Overview of the H.64/AVC video coding standard. IEEE Transactions on Circuits and Systems forVideo Technology, 13(2003)7, 560–576.
A. A. Juri and A. B. Jambek. Review on the latest H. 264 motion estimation techniques. Proceedings of International Conference on Electronic Devices, Systems and Applications (ICEDSA), Kuala Lumpur, Malaysia, April 2011, 199–202.
I. E. Richardson. H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia. Britain, John Wiley & Sons, 2004, 233–234.
M. M. Correa, M. T. Schoenknecht, R. S. Dornelles, et al.. A high performance hardware architecture for the H.264/AVC half-pixel interpolation unit. Proceedings of Programmable Logic Conference (SPL), Ipojuca, Brazil, March 2010, 81–86.
M. M. Correa, M. T. Schoenknecht, and L. V. Agostini. A H.264/AVC quarter-pixel motion estimation refinement architecture targeting high resolution videos. Proceedings of Programmable Logic Conference (SPL), Cordoba, Spain, April 2011, 131–136.
S. Yalcin and I. Hamzaoglu. A high performace hardware architecture for half-pixel accurate H.264 motion estimation. Proceedings of International Conference on Very Large Scale Intergration, Nice, France, October 2006, 63–67.
Author information
Authors and Affiliations
Corresponding author
Additional information
Communication author: Lin Tao, born in 1987, male, Master’s Degree.
About this article
Cite this article
Wang, W., Lin, T., Xie, Y. et al. Fast algorithm and efficient hardware architecture of half-pixel interpolation unit for H.264/AVC. J. Electron.(China) 31, 214–221 (2014). https://doi.org/10.1007/s11767-014-3166-y
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11767-014-3166-y