Skip to main content
SpringerLink
Log in

A Novel Deblocking Filter Architecture for H.264/AVC

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

This paper describes efficient hardware architecture for the deblocking filter used in H.264/AVC baseline profile video coding standard. The deblocking filter is a computationally and data intensive tool leading to an increased execution time of both encoding and decoding processes. In fact, we propose a novel edge filter ordering which needs 64 clock cycles to filter a Macroblock (MB). A specified memory organization is also applied in order to avoid unnecessarily waiting for availability of the pixels that will be filtered. The proposed architecture includes both pipelining and parallel processing techniques and is implemented in synthesizable HDL. This hardware is designed to be used as module of a complete H.264/AVC decoder which the functionality was validated on Nios II at 100 MHz.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18
Figure 19
Figure 20
Figure 21
Figure 22
Figure 23
Figure 24
Figure 25

Similar content being viewed by others

References

  1. Joint Video Team of IT-T VEG and ISO/IEC MPEG. (2003), “Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification”, ITU-T Rec. H.264 and ISO/IEC 14496–10 AVC.

  2. Sullivan, G. Topiwala, P & Luthra, A. (2004). The H.264/AVC Advanced Video Coding Standard: Overview and Introduction to the Fidelity Range Extensions. SPIE Conf. On Apps. Of digital Image Processing (pp. 454–474).

  3. Ostermann, J., Bormans, J. P., List, P., Maroe, D., Narroschke, M. F., Pereira, F., et al. (2004). Video coding with H.264/AVC: tools, performance and complexity. IEEE Circuit and Systems Magazine, 4(1), 7–28.

    Article  Google Scholar 

  4. Wiegand, T., Sullivan, G. J., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.

    Article  Google Scholar 

  5. Horowitz, M., Joch, A., Kossentini, F., & Hallapuro, A. H. (2003). 264/AVC baseline profile decoder complexity analysis. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 704–716.

    Article  Google Scholar 

  6. Khurana, G., Kassim, T., Chua, T., & Mi, M. (2006). A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC. IEEE Transactions on Consumer Electronics, 52(2), 536–540.

    Article  Google Scholar 

  7. Jing, H. Yan, H. Xinyu, X. (2009). An Efficient Architecture for Deblocking Filter in H.264/AVC. International Conference on Intelligent Information Hiding and Multimedia Signal Processing (pp. 848–851).

  8. Kthiri, M. Kadionik, P. Lévi, H. Loukil, H. Ben Atitallah, A. Masmoudi, N. (2010). A Parallel Hardware Architecture of Deblocking Filter in H264/AVC. International Symposium on, Electronics and Telecommunications (ISETC) (pp. 341–344).

  9. Loukil, H. Ben Atitallah, A. Masmoudi, N. (2009). Hardware architecture for H.264/AVC deblocking filter algorithm. IEEE International Conference on Systems, Signals and Devices (pp 1–6).

  10. Ernst, E. (2007). Architecture Design of a Scalable Adaptive Deblocking Filter for H.264/AVC, New York, MSc Dissertation, Rochester.

  11. Chien, C.A., Chang, H.C., Gue, J.I. (November 30 - December 3 2008). A high throughput in-loop de-blocking filter supporting H.264/AVC BP/MP/HP video coding. In Proceedings of the IEEE Asia Pasific Conference on Circuits and Systems (APCCAS’08) (pp. 312–315).

  12. Chen, K. H. (2010). 48 cycles-per-macro block deblocking filter accelerator for high-resolution H.264/AVC decoding. IET Circuits, Devices and Systems, 4(3), 196–206.

    Article  Google Scholar 

  13. Tobajas, F., CalIicό, G. M., Perez, P. A., de Armas, V., & Sarmiento, R. (2008). An efficient double-filter hardware architecture for H.264/AVC deblocking filtering. IEEE Transactions on Consumer Electronics, 54(1), 131–139.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electronics and Information Technology Laboratory, National School of Engineering, University of Sfax, Sfax, Tunisia

    Lella Aicha Ayadi, Taheni Dammak, Hassen Loukil, Mohamed Ali Benayed & Nouri Masmoudi

Authors
  1. Lella Aicha Ayadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Taheni Dammak
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Hassen Loukil
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Mohamed Ali Benayed
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Nouri Masmoudi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Lella Aicha Ayadi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ayadi, L.A., Dammak, T., Loukil, H. et al. A Novel Deblocking Filter Architecture for H.264/AVC. J Sign Process Syst 89, 281–292 (2017). https://doi.org/10.1007/s11265-016-1194-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-016-1194-6

Keywords

Search

Navigation