Abstract
A new compact model is introduced to determine the drain current of an experimental short-channel silicon-on-insulator (SOI) metal–oxide–semiconductor field-effect transistor (MOSFET) analytically. The effective physical parameters of the experimental nanoscale SOI MOSFET were successfully extracted for the first time using an efficient search algorithm named particle swarm optimization (PSO) as a link between the analytical drain model and the experimental data. Seven important parameters, viz. the drain-induced barrier lowering, subthreshold swing, additional resistance at the source terminal, carrier velocity, low-field carrier mobility, and threshold voltage, were sought using the PSO algorithm to obtain the best fitness value. The results revealed that the application of this PSO strategy achieved an excellent match between the proposed drain current model and experimental data notwithstanding the initial values of the fitting parameters. Also, the internal node capacitances of the short-channel SOI MOSFET were successfully extracted for use in compact models of its small-signal operation.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Arnold, E.: Silicon-on-insulator devices for high voltage and power IC applications. J. Electrochem. Soc. 141(7), 1983–1988 (1994). https://doi.org/10.1149/1.2055040
Saremi, M., Kusha, A.A., Mohammadi, S.: Ground plane fin-shaped field effect transistor (GP-FinFET): a FinFET for low leakage power circuits. Microelectron. Eng. 95, 74–82 (2012). https://doi.org/10.1016/j.mee.2012.01.009
Naderi, A., Heirrani, F.: Improvement in the performance of SOI-MESFETs by T-shaped oxide part at channel region: DC and RF characteristics. Superlattices Microstruct. 111, 1022–1033 (2017). https://doi.org/10.1016/j.spmi.2017.07.058
Jamali Mahabadia, S.E., Rajabi, S., Loiacono, J.: A novel partial SOI LDMOSFET with periodic buried oxide for breakdown voltage and self-heating effect enhancement. Superlattices Microstruct. 85, 872–879 (2015). https://doi.org/10.1016/j.spmi.2015.07.011
Moghadam, H.A., Orouji, A.A., Dideban, A.: A novel 4H–SiC SOI-MESFET with a modified breakdown voltage mechanism for improving the electrical performance. Semicond. Sci. Technol. 27(1), 015001 (2011). https://doi.org/10.1088/0268-1242/27/1/015001
Mehrad, Mahsa, Zareiee, Meysam, Orouji, Ali A.: Controlled kink effect in a novel high-voltage LDMOS transistor by creating local minimum in energy band diagram. IEEE Trans. Electron Devices 64(10), 4213–4218 (2017). https://doi.org/10.1109/TED.2017.2737531
Anvarifard, Mohammad K.: Successfully controlled potential distribution in a novel high-voltage and high-frequency SOI MESFET. IEEE Trans. Device Mater. Reliab. 16(4), 631–637 (2016). https://doi.org/10.1109/TDMR.2016.2618850
Fathabadi, H.: Stability analysis of circuits including BJT differential pairs. Microelectron. J. 41, 834–839 (2010). https://doi.org/10.1016/j.mejo.2010.07.008
Hayati, Mohsen, Rezaei, Abbas, Seifi, Majid: CNT-MOSFET modeling based on artificial neural network: application to simulation of nanoscale circuits. Solid-State Electron. 54, 52–57 (2010). https://doi.org/10.1016/j.sse.2009.09.027
Kranti, A., Haldar, S., Gupta, R.S.: Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET. Microelectron. Eng. 56, 241–259 (2001)
Singh, K., Kumar, M., Goel, E., Singh, B., Dubey, S., Kumar, S., Jit, S.A.: Analytical modeling of potential distribution and threshold voltage of gate underlap DG MOSFETs with a source/drain lateral Gaussian doping profile. J. Electron. Mater. 45, 2184–2192 (2016). https://doi.org/10.1007/s11664-015-4254-y
Mondal, C., Biswas, A.: 2-D compact model for drain current of fully depleted nanoscale GeOI MOSFETs for improved analog circuit design. IEEE Trans. Electron Devices 60(8), 2525–2531 (2013). https://doi.org/10.1109/ted.2013.2270085
Kumar Tiwari, P., Rao Samoju, V., Sunkara, T., Dubey, S., Jit, S.: Analytical modeling of threshold voltage for symmetrical silicon nano-tube field-effect-transistors (Si-NT FETs). J. Comput. Electron. 15, 516–524 (2016). https://doi.org/10.1007/s10825-016-0819-0
Khakifirooz, A., Nayfeh, O.M., Antoniadis, D.: A simple semiempirical short-channel MOSFET current-voltage model continuous across all regions of operation and employing only physical parameters. IEEE Trans. Electron Devices 56(8), 1674–1680 (2009). https://doi.org/10.1109/TED.2009.2024022
Ward, D.E.: Charge-based modeling of capacitance in MOS transistors. Ph.D. dissertation, Stanford Univ., Stanford, CA, 1981
Packan, P.: High performance 32 nm logic technology featuring 2nd generation high-k + metal gate transistors. IEEE International Electron Devices Meeting (IEDM), 2009
Kennedy, J., Eberhart, R.: Particle swarm optimisation. In: Proceedings of the IEEE International Conference on Neural Networks, Washington DC: IEEE Computer Society, pp. 1942–1948, 1995
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Anvarifard, M.K. An accurate compact model to extract the important physical parameters of an experimental nanoscale short-channel SOI MOSFET. J Comput Electron 18, 46–52 (2019). https://doi.org/10.1007/s10825-018-1267-9
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10825-018-1267-9