Skip to main content
Log in

A built-in self-test for analog reconfigurable filters implemented in a mixed-signal configurable processor

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This work introduced a new BIST scheme under a functional test approach. It solves the problem of determining in-field the specifications of lowpass filters embedded in PSoC1 devices with zero hardware overhead. The user can implement the BIST we propose here because it just requires the information and resources freely offered by the manufacturer, the nominal specifications of the filter, and its location within the resources array of the chip. It consists of a software routine that reconfigures the resources available in the device to synthesize all the circuitry needed for the test: stimuli generation, filter response measurement and analysis, data processing, and a communication interface to output the test results. The proposal is based on the transient response analysis method (TRAM), a test strategy for analog filters used to determine the functional parameters of the circuits under test. The BIST performance was evaluated by comparing it against frequency response and TRAM measurements. The laboratory results showed low errors and good repeatability, validating the proposal.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig.4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

Data availability

The datasets generated during and/or analyzed during the current study are available from the corresponding author on reasonable request.

Code availability

The code generated during the current study is available from the corresponding author on reasonable request.

References

  1. Suda, N., Suh, J., Hakim, N., Cao, Y., & Bakkaloglu, B. (2016). A 65 nm Programmable ANalog Device Array (PANDA) for analog circuit emulation. IEEE Transactions on Circuits and Systems I: Regular Papers, 63, 181–190.

    Article  Google Scholar 

  2. Diab, M. S., & Mahmoud, S. A. (2020). Field programmable analog arrays for implementation of generalized nth-order operational transconductance amplifier-C elliptic filters. ETRI Journal, 42, 534–548.

    Article  Google Scholar 

  3. George, S., Kim, S., Shah, S., Hasler, J., Collins, M., Adil, F., Wunderlich, R., Nease, S., & Ramakrishnan, S. (2016). A programmable and configurable mixed-mode FPAA SoC. IEEE Transactions on Very Large Scale Integration Systems, 24, 2253–2261.

    Google Scholar 

  4. Roel, D. D., & Kumar, M. (2020). Design and implementation of higher order sigma delta modulator circuits using FPAA. Analog Integrated Circuits and Signal Processing, 104, 169–182.

    Article  Google Scholar 

  5. Rivera, J., Dueñas, I., Ortega, S., & Del Valle, J. L. (2018). Field-programmable analogue arrays for the sensorless control of DC motors. International Journal of Electronics, 105, 191–210.

    Article  Google Scholar 

  6. Balen, T. R., Andrade, A. Q., AzaÏs, F., Lubaszewski, M., & Renovell, M. (2005). Applying the oscillation test strategy to FPAA’s configurable analog blocks. Journal of Electronic Testing, 21, 135–146.

    Article  Google Scholar 

  7. Laknaur, A., & Wang, H. (2005). A methodology to perform online self-testing for field-programmable analog array circuits. IEEE Transactions on Instrumentation and Measurement, 54, 1751–1760.

    Article  Google Scholar 

  8. Balen, T. R., Calvano, J. V., Lubaszewski, M. S., & Renovell, M. (2007). Built-in self-test of field programmable analog arrays based on transient response analysis. Journal of Electronic Testing, 23, 497–512.

    Article  Google Scholar 

  9. Pereira, G., Andrade, A., Balen, T. R., Lubaszewski, M., Azais, F., & Renovell, M. (2005). Testing the interconnect networks and I/O resources of field programmable analog arrays. In 23rd IEEE VLSI test symposium (VTS’05). IEEE Comput. Soc, Palms Springs, CA, USA (pp. 389–394).

  10. Lovay, M., Peretti, G., & Romero, E. (2015). Implementation of an adaptive filter using an evolvable hardware strategy. IEEE Latin America Transactions, 13, 927–934.

    Article  Google Scholar 

  11. Laprovitta, A., Peretti, G., Romero, E., & Mourad, S. (2012). A low-cost configurability test strategy for an embedded analog circuit. Microelectronics Journal, 43, 745–755.

    Article  Google Scholar 

  12. Dri, E., Peretti, G., & Romero, E. (2020). A low-cost test strategy based on transient response method for embedded reconfigurable filters. International Journal of Electronics, 108, 664–683.

    Article  Google Scholar 

  13. Dri, E., Peretti, G., & Romero, E. (2021). Fault detection in configurable switched-capacitor filters using transient analysis and dynamic time warping. Analog Integrated Circuits and Signal Processing, 108, 291–304.

    Article  Google Scholar 

  14. Calvano, J. V., Alves, V. C., Lubaszewski, M. (1999). Fault detection in systems with 2nd order dynamics using transient analysis. In Proceedings. XII Symposium on Integrated Circuits and Systems Design. IEEE Comput. Soc, Natal, RN, Brazil (pp. 110–114).

  15. Van Ess, D. (2018) AN2168—PSoC® 1—Understanding switched capacitor filters application note. Retrieved from https://www.infineon.com/

  16. Krstic, A., Lai, W.-C., Cheng, K.-T., Chen, L., & Dey, S. (2002). Embedded software-based self-test for programmable core-based designs. IEEE Design and Test of Computers, 19, 18–27.

    Article  Google Scholar 

  17. Ogata, K. (2010). Modern control engineering (5th ed.). Prentice-Hall.

    MATH  Google Scholar 

  18. Lovay, M., Peretti, G., Romero, E., & Marqués, C. (2012). An adaptive amplifier system for wireless sensor network applications. Journal of Electrical and Computer Engineering, 2012, 1–14.

    Article  Google Scholar 

  19. Infineon Technologies AG. (2013) Two-pole low-pass filter datasheet LPF2. Retrieved from https://www.infineon.com/

  20. Infineon Technologies AG. (2015) 6-Bit voltage output DAC datasheet DAC6. Retrieved from https://www.infineon.com/

Download references

Funding

This work was supported by Universidad Tecnológica Nacional and Universidad Nacional de Córdoba.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Gabriela Peretti.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Consent for publication

Not applicable.

Ethical approval

This article does not contain any studies with human participants or animals performed by any of the authors.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Dri, E., Peretti, G. & Romero, E. A built-in self-test for analog reconfigurable filters implemented in a mixed-signal configurable processor. Analog Integr Circ Sig Process 112, 355–365 (2022). https://doi.org/10.1007/s10470-022-02055-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-022-02055-6

Keywords

Navigation