Abstract
In this paper, a 12-transistor radiation tolerant SRAM cell has been proposed in 16-nm CMOS predictive technology model. The proposed 12T SRAM cell offers higher immunity to soft error than all other compared memory cells. The proposed SRAM cell proves its robustness against radiation strike by showing the largest amount (4.1 fC) of critical charge (QC) among all the comparison SRAM cells. The proposed 12T cell consumes 48.03%, and 48.68% lower hold power than QUCCE 12T and QUCCE 10T SRAM cell, respectively. It exhibits 79.92%, 33.77%, 84.84%, and 59.97% shorter read delay compared to 6T SRAM, QUCCE 10T, WE QUATRO, and QUCCE 12T, respectively at a nominal supply voltage of 0.7 V. In terms of write delay the proposed 12T exhibits 68.49% shorter write delay as compared with QUCCE 10T. The proposed circuit has higher RSNM as compared to other SRAM cells and consumes lesser silicon area than other comparison cells except 6T and QUCCE 10T SRAM cell. The read stability of proposed 12T is 3.10×, 1.76×, 2.09×, 1.62 × times higher than 6T SRAM, QUCCE 10T, WE QUATRO, and QUCCE 12T, respectively. The proposed 12T exhibits 65.85%, 41.46%, 26.82%, and 41.46% improvement in critical charge (QC) in comparison with 6T SRAM, QUCCE 10T, WE QUATRO and QUCCE 12T, respectively. However, these improvements are achieved at the cost of marginal degradation of write margin as compared to 6T, QUCCE 10T, WE QUATRO and QUCCE 12T SRAM cells, respectively. In terms of area, the proposed 12T acquires lesser area as compared to QUCCE 12T (6.32%) and WE QUATRO (12%). Hence, the proposed 12T SRAM cell is a promising selection for future highly reliable terrestrial applications.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data availability
All the simulation data have been included in the manuscript.
References
Baumann R (2005) Soft errors in advanced computer systems. IEEE Des Test Comput 22:258–266
Guo J, Xiao L, Mao Z (2014) Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology. IEEE Trans Circuits Syst I Regul Pap 61(7):1994–2001. https://doi.org/10.1109/TCSI.2014.2304658
Hazucha P, Svensson C (2000) Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans Nuclear Sci 47(6):2586–2594. https://doi.org/10.1109/23.903813
Islam A, Hasan M (2012a) Variability aware low leakage reliable SRAM cell design technique. Microelectron Reliab 52(6):1247–1252. https://doi.org/10.1016/j.microrel.2012.01.003
Islam A, Hasan M (2012b) Leakage characterization of 10T SRAM cell. IEEE Trans Electron Devices 59(3):631–638. https://doi.org/10.1109/TED.2011.2181387
Jahinuzzaman SM, Rennie DJ, Sachdev M (2009) A soft error tolerant 10T SRAM Bit-cell with differential read capability. IEEE Trans Nuclear Sci 56(6):3768–3773. https://doi.org/10.1109/TNS.2009.2032090
Jiang J, Xu Y, Zhu W, Xiao J, Zou S (2019) Quadruple cross-coupled latch-based 10T and 12T SRAM bit-cell designs for highly reliable terrestrial applications. IEEE Trans Circuits Syst I Regul Pap 66(3):967–977. https://doi.org/10.1109/TCSI.2018.2872507
Jung I, Kim Y, Lombardi F (2012) A novel sort error hardened 10T SRAM cells for low voltage operation. In: 2012 IEEE 55th international midwest symposium on circuits and systems (MWSCAS), Boise, ID, 2012, pp 714–717. https://doi.org/10.1109/MWSCAS.2012.6292120
Karnik T, Hazucha P, Patel J (2004) Characterization of soft errors caused by single event upsets in CMOS processes. IEEE Trans Depend Secure Comput 1(2):128–143
Li H, Xiao L, Qi C, Li J (2021) Design of high-reliability memory cell to mitigate single event multiple node upsets. IEEE Trans Circuits Syst I Regul Pap 68(10):4170–4181. https://doi.org/10.1109/TCSI.2021.3100900
Pal S, Bose S, Ki W-H, Islam A (2019a) Characterization of halfselect free write assist 9T SRAM cell. IEEE Trans Electron Devices 66(11):4745–4752. https://doi.org/10.1109/TED.2019.2942493
Pal S, Gupta V, Ki WH, Islam A (2019b) Transmission gate-based 9T SRAM cell for variation resilient low power and reliable Internet of things applications. IET Circuits Devices Syst 13(5):584–595. https://doi.org/10.1049/iet-cds.2018.5283
Pal S, Bose S, Ki W, Islam A (2020) Half-select-free low-power dynamic loop-cutting write assist SRAM cell for space applications. IEEE Trans Electron Devices 67(1):80–89. https://doi.org/10.1109/TED.2019.2952397
Pal S, Sri DD, Ki W-H, Islam A (2021a) Soft-error resilient read decoupled SRAM with multi-node upset recovery for space applications. IEEE Trans Electron Devices 68(5):2246–2254. https://doi.org/10.1109/TED.2021.3061642
Pal S, Sri DD, Ki W-H, Islam A (2021b) Highly stable low power radiation hardened memory-by-design SRAM for space applications. IEEE Trans Circuits Syst II Express Briefs 68(6):2147–2151. https://doi.org/10.1109/TCSII.2020.3042520
Pal S, Mohapatra S, Ki W-H, Islam A (2021c) Soft-error-immune read-stability-improved SRAM for multi-node upset tolerance in space applications. IEEE Trans Circuits Syst I Regul Pap 68(8):3317–3327. https://doi.org/10.1109/TCSI.2021.3085516
Pal S, Sri DD, Ki W-H, Islam A (2021d) Highly stable low power radiation hardened memory-by-design SRAM for space applications. IEEE Trans Circuits Syst II Express Briefs 68(6):2147–2151. https://doi.org/10.1109/TCSII.2020.3042520
Pal S, Islam A (2016) Variation tolerant differential 8T SRAM cell for ultralow power applications. IEEE Trans Comput Aided Des Integr Circuits Syst 35(4):549–558. https://doi.org/10.1109/TCAD.2015.2474408
Pavlov A, Sachdev M (2008) CMOS SRAM circuit design and parametric test in nano-scaled technologies: process-aware SRAM design and test, 1st edn. Springer, Berlin
Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits: a design perspective. Prentice Hall, Upper Saddle River, NJ
Seevinck E, List FJ, Lohstroh J (1987) Static-noise margin analysis of MOS SRAM cells. IEEE J Solid-State Circuits 22(5):748–754
Trang Dang LD, Kim JS, Chang IJ (2017) We-Quatro: radiation-hardened SRAM cell with parametric process variation tolerance. IEEE Trans Nuclear Sci 64(9):2489–2496. https://doi.org/10.1109/TNS.2017.2728180
Yan A et al (2019) Novel quadruple cross-coupled memory cell designs with protection against single event upsets and double-node upsets. IEEE Access 7:176188–176196. https://doi.org/10.1109/ACCESS.2019.2958109
Yan A, Huang Z, Yi M, Xu X, Ouyang Y, Liang H (2017) Double node-upset-resilient latch design for nanoscale CMOS technology. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(6):1978–1982
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Pandey, M., Islam, A. Circuit-level technique to design robust SRAM cell against radiation strike. Microsyst Technol (2023). https://doi.org/10.1007/s00542-023-05544-4
Received:
Accepted:
Published:
DOI: https://doi.org/10.1007/s00542-023-05544-4