Abstract
In this paper we outline the influence of transistor model quality and input signal on the estimates of higher order harmonic contents of switching waveforms emitted by the high performance and low power digital integrated circuits. Accurate estimates of higher order harmonic contents are essential in the design and development of highly integrated wireless communication systems. Harmonic contents are used to design tapered buffer chains, but the design quality is influenced by the device model discontinuities. We used Cadence Spectre and Matlab to analyze the spectrum of different flip flop and latch structures. They showed steep spectrum roll-off after the knee frequency. As a concrete example, various kinds of latches and flip-flops, which have the fastest switching capability, are evaluated by using BIM3v3 and BSIM4 transistor models.
Similar content being viewed by others
Notes
Spectre is a spice simulator and it’s a proprietary product of Cadence Design Systems. Cadence Virtuoso ADE GXL is a proprietary product of Cadence Design Systems.
References
Gen Z, Salman E, Stanacevic M (2015) Figures-of-merit to evaluate the significance of switching noise in analog circuits. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(12):2945–2956
Johnson H, Graham M (1993) High speed digital design: a handbook of black magic. PH Signal Integrity Library, Prentice-Hall Modern Semiconductor Design Series; Sub Series
Kayssi AI, Sakallah KA, Burks TM (1992) Analytical transient response of CMOS inverters. IEEE Trans on CAS I 39(1):4245
Kelleci B (2004) Practical usage of fast fourier transform (FFT). Texas A&M University, Texas, USA
Khan MI, Lin F (2014a) Comparative analysis and design of harmonic aware low power latches and flip-flops. 2014 IEEE International conference on electron devices and solid-state circuits, Chengdu, China
Khan MI, Lin F (2014b) Impact of transistor model accuracy on harmonic spectra emitted by logic circuits. 2014 12th IEEE conference on solid-state and integrated circuit technology, Guilin, China
Khan MI, Buzdar AR, Lin F (2014) Self-heating and reliability issues in FinFETs and 3D ICs. 2014 12th IEEE conference on solid-state and integrated circuit technology, Guilin, China
Khan MI, Buzdar AR, Lin F (2014) Ballistic transport modeling in advanced transistors. 2014 12th IEEE conference on solid-state and integrated circuit technology, Guilin, China
Kundert K (1995) The designer’s guide to spice and spectre. Kluwer Academic Publishers, Dordrecht
Kundert KS, Zinke O (2004) The designers guide to verilog AMS. Kluwer academic publisher, Dordrecht
Liu W (2001) Mosfet models for spice simulation. Wiley-Interscience Publication, New York
Maher MA (1989) A charge-conmlled model for MOS transistors.PhD Thesis, California Institute of Technology
Nedovic N, Oklobdzija VG (2000) Dynamic flip-flop with improved power. In: Proc. IEEE Int. Conf. Computer Design, pp 323–326
Oskuii ST, Alvandpour A (2004) Comparative study on low-power high-performance standard-cell flip-flops. Proc. of SPIE Vol. 5274, SPIE, Bellingham
Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits, 2nd edn. Pearson education, Upper Saddle River
Salman E, Jakushokas R, Friedman EG, Secareanu RM, Hartin OL (2009) Methodology for efficient substrate noise analysis in largescale mixed-signal circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(10):1405–1418
Stojanovic V, Oklobdzija VG (1999) Comparative analysis of master-slave latches and flip-flops for high performance and low power systems. IEEE J Solid State Circuits 34(4):536–548
Stojanovic V, Oklobdzija VG, Bajwa R (1998) Comparative analysis of latches and flip-flops for high performance systems. International conference on computer design, Austin, USA
Svensson LJ, Mattisson S (1999) Harmonic content of digital CMOS switching waveforms. Southwest Symposium on Mixed-Signal Design, Tuscon
Weste NHE, Harris D, Banerjee A (2005) CMOS VLSI design, 3rd edn. Pearson education, Upper Saddle River
Acknowledgements
Authors would like to thank Dr. Ying-Khai TEH, Assistant Professor at Department of Electrical and Computer Engineering, San Diego State University, USA for his useful comments and help in language aspects of the document. First author would also like to thank Prof. Lars Svensson, Dept. of Computer Engineering, Chalmers University of Technology, Sweden for his ideas on simulation and analysis procedure. Special thanks to the Department of Microsystems Engineering, University of Freiburg, Germany for support.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Khan, M.I., Shoukat, R., Mukherjee, K. et al. Analysis of harmonic contents of switching waveforms emitted by the ultra high speed digital CMOS integrated circuits for use in future micro/nano systems applications. Microsyst Technol 24, 1201–1206 (2018). https://doi.org/10.1007/s00542-017-3486-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-017-3486-6