Skip to main content
SpringerLink
Log in

Design of a Novel Inexact 4:2 Compressor and Its Placement in the Partial Product Array for Area, Delay, and Power-Efficient Approximate Multipliers

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

Approximate multipliers are widely used in image processing and multimedia signal processing applications for the reduction in area, computation time, and power consumption. 4:2 compressors play a key role in multipliers for efficient addition of partial product bits. In this paper, an inexact 4:2 compressor is proposed, where a major portion of the logic associated with the generation of Carry and Sum are shared to reduce the logic/circuit complexity. During the design time overestimates are balanced with the underestimates so as to reduce the total error distance. The proposed compressor is used for the addition of partial products of the Baugh-Wooley multiplier. A novel algorithm is proposed for the placement of inexact 4:2 compressors in the partial product bit array, based on the minimum peak signal-to-noise ratio requirement of the application. The approximate multipliers thus obtained are used for edge detection using Sobel operator. It is observed from the Pareto analysis that the proposed design offers significant saving in area, computation time, and power consumption over the design with nearly the same error performance. Besides, the proposed design is more error tolerant compared with the design with nearly the same area-delay trade-off and power-delay trade-off. Moreover, the proposed inexact 4:2 compressor-based Baugh-Wooley multiplier is found to offer better accuracy-area trade-off compared to the state-of-the-art 4:2 compressors in convolutional neural network-based classification.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

Data Availability

Data sharing is not applicable to this article as no datasets were generated or analyzed during the current study.

References

  1. S.S.S. Abad, M.H. Moaiyeri, Hardware-accuracy trade-offs for error-resilient applications using an ultra-efficient hybrid approximate multiplier. J. Supercomput. 79(3), 3357–3372 (2023)

    Article  Google Scholar 

  2. M. Ahmadinejad, M.H. Moaiyeri, Energy and quality-efficient approximate multipliers for neural network and image processing applications. IEEE Trans. Emerg. Top. Comput. 10(2), 1105–1116 (2022)

    Google Scholar 

  3. O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Trans. Very Large Scale Integr. VLSI Syst. 25(4), 1352–1361 (2017)

    Article  Google Scholar 

  4. AT and T Lab. MNIST handwritten digit database. http://yann.lecun.com/exdb/mnist (2010)

  5. S.K. Beura, S.M. Mahanta, B.P. Devi, P. Saha, Inexact radix-4 Booth multipliers based on new partial product generation scheme for image multiplication. Integration 94, 102096 (2024)

    Article  Google Scholar 

  6. J.P. Edavoor, S. Raveendran, D.A. Rahulkar, Approximate multiplier design using novel dual-stage 4:2 compressors. IEEE Access 8, 48337–48351 (2020)

    Article  Google Scholar 

  7. D. Esposito, A.G.M. Strollo, E. Napoli, D. De Caro, N. Petra, Approximate multipliers based on new approximate compressors. IEEE Trans. Circuits Syst. I Regul. Pap. 65(12), 4169–4182 (2018)

    Article  Google Scholar 

  8. M. Ha, S. Lee, Multipliers with approximate 4:2 compressors and error recovery modules. IEEE Embed. Syst. Lett. 10(1), 6–9 (2017)

    Article  Google Scholar 

  9. J. Han, M. Orshansky, Approximate computing: an emerging paradigm for energy-efficient design, in 2013 18th IEEE European Test Symposium (ETS) (2013), pp. 1–6

  10. S. Hashemi, R. Iris Bahar, S. Reda, DRUM: a dynamic range unbiased multiplier for approximate applications, in IEEE/ACM International Conference on Computer-Aided Design (ICCAD) (2015), pp. 418–425

  11. T. Kong, S. Li, Design and analysis of approximate 4:2 compressors for high-accuracy multipliers. IEEE Trans. Very Large Scale Integr. VLSI Syst. 29(10), 1771–1781 (2021)

    Article  Google Scholar 

  12. S.R. Kuang, J.P. Wang, Design of power-efficient configurable Booth multiplier. IEEE Trans. Circuits Syst. I Regul. Pap. 57(3), 568–580 (2009)

    Article  MathSciNet  Google Scholar 

  13. U.A. Kumar, S.K. Chatterjee, S.E. Ahmed, Low-power compressor-based approximate multipliers with error correcting module. IEEE Embed. Syst. Lett. 14(2), 59–62 (2021)

    Article  Google Scholar 

  14. V. Leon, G. Zervakis, D. Soudris, K. Pekmestzi, Approximate hybrid high radix encoding for energy-efficient inexact multipliers. IEEE Trans. Very Large Scale Integr. VLSI Syst. 26(3), 421–430 (2017)

    Article  Google Scholar 

  15. J. Liang, J. Han, F. Lombardi, New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62(9), 1760–1771 (2012)

    Article  MathSciNet  Google Scholar 

  16. W. Liu, L. Qian, C. Wang, H. Jiang, J. Han, F. Lombardi, Design of approximate radix-4 Booth multipliers for error-tolerant computing. IEEE Trans. Comput. 66(8), 1435–1441 (2017)

    Article  MathSciNet  Google Scholar 

  17. S. Mittal, A survey of techniques for approximate computing. ACM Comput. Surv. (CSUR) 48(4), 1–33 (2016)

    ADS  Google Scholar 

  18. A. Momeni, J. Han, P. Montuschi, F. Lombardi, Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984–994 (2014)

    Article  MathSciNet  Google Scholar 

  19. A. Mukherjee, A. Asati, Generic modified Baugh wooley multiplier, in 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT) (2013), pp. 746–751

  20. B. Parhami, Computer arithmetic, vol. 20 (Oxford University Press, Oxford, 2000)

    Google Scholar 

  21. G. Park, J. Kung, Y. Lee, Design and analysis of approximate compressors for balanced error accumulation in MAC operator. IEEE Trans. Circuits Syst. I Regul. Pap. 68(7), 2950–2961 (2021)

    Article  Google Scholar 

  22. G. Park, J. Kung, Y. Lee, Simplified compressor and encoder designs for low-cost approximate radix-4 booth multiplier. IEEE Trans. Circuits Syst. II Express Briefs 70(3), 1154–1158 (2022)

    Google Scholar 

  23. H. Pei, X. Yi, H. Zhou, Y. He, Design of ultra-low power consumption approximate 4:2 compressors based on the compensation characteristic. IEEE Trans. Circuits Syst. II Express Briefs 68(1), 461–465 (2020)

    Google Scholar 

  24. A. Rafiq, S.M. Chaudhry, Design of an improved low-power and high-speed booth multiplier. Circuits Syst. Signal Process. 40(11), 5500–5532 (2021)

    Article  Google Scholar 

  25. F. Sabetzadeh, M.H. Moaiyeri, M. Ahmadinejad, A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4200–4208 (2019)

    Article  Google Scholar 

  26. F. Sabetzadeh, M.H. Moaiyeri, M. Ahmadinejad, An ultra-efficient approximate multiplier with error compensation for error-resilient applications. IEEE Trans. Circuits Syst. II Express Briefs 70(2), 776–780 (2022)

    Google Scholar 

  27. L. Sayadi, S. Timarchi, A. Sheikh-Akbari, Two efficient approximate unsigned multipliers by developing new configuration for approximate 4: 2 compressors. IEEE Trans. Circuits Syst. I Regul. Pap. 70(4), 1649–1659 (2023)

    Article  Google Scholar 

  28. M. Sjalander, P. Larsson-Edefors, High-speed and low-power multipliers using the Baugh-Wooley algorithm and HPM reduction tree. in 2008 15th IEEE International Conference on Electronics, Circuits and Systems (2008), pp. 33–36

  29. A.G.M. Strollo, E. Napoli, D. De Caro, N. Petra, G. Di Meo, Comparison and extension of approximate 4:2 compressors for low-power approximate multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 67(9), 3021–3034 (2020)

    Article  MathSciNet  Google Scholar 

  30. S. Venkatachalam, S.B. Ko, Design of power and area efficient approximate multipliers. IEEE Trans. Very Large Scale Integr. VLSI Syst. 25(5), 1782–1786 (2017)

    Article  Google Scholar 

  31. S. Venkatachalam, E. Adams, H.J. Lee, S.B. Ko, Design and analysis of area and power efficient approximate booth multipliers. IEEE Trans. Comput. 68(11), 1697–1703 (2019)

    Article  MathSciNet  Google Scholar 

  32. Z. Wang, A.C. Bovik, H.R. Sheikh, E.P. Simoncelli, Image quality assessment: from error visibility to structural similarity. IEEE Trans. Image Process. 13(4), 600–612 (2004)

    Article  ADS  PubMed  Google Scholar 

  33. X. Wang, W. Qian, MinAC: Minimal-area approximate compressor design based on exact synthesis for approximate multipliers. in 2022 IEEE International Symposium on Circuits and Systems (ISCAS) (2022), pp. 677–681

  34. H. Waris, C. Wang, W. Liu, Hybrid low radix encoding-based approximate booth multipliers. IEEE Trans. Circuits Syst. II Express Briefs 67(12), 3367–3371 (2020)

    Google Scholar 

  35. H. Waris, C. Wang, W. Liu, F. Lombardi, AxBMs: approximate radix-8 booth multipliers for high-performance FPGA-based accelerators. IEEE Trans. Circuits Syst. II Express Briefs 68(5), 1566–1570 (2021)

    Google Scholar 

  36. Z. Yang, J. Han, F. Lombardi, Approximate compressors for error-resilient multiplier design. in 2015 IEEE international Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) (2015), pp. 183–186

  37. M. Zhang, S. Nishizawa, S. Kimura, Area efficient approximate 4–2 compressor and probability-based error adjustment for approximate multiplier. IEEE Trans. Circuits Syst. II Express Briefs 70(5), 1714–1718 (2023)

    Google Scholar 

Download references

Acknowledgements

This work has been carried out in collaboration with Sandhaan Labs Private Limited (http://sandhaanlabs.in).

Author information

Authors and Affiliations

  1. Lendi Institute of Engineering and Technology, Vizianagaram, Andhra Pradesh, 535003, India

    Srikant Kumar Beura

  2. National Institute of Technology Meghalaya, Shillong, Meghalaya, 793003, India

    Bishnulatpam Pushpa Devi & Prabir Kumar Saha

  3. CV Raman Global University, Janla, Bhubaneswar, Odisha, 752054, India

    Pramod Kumar Meher

Authors
  1. Srikant Kumar Beura
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Bishnulatpam Pushpa Devi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Prabir Kumar Saha
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Pramod Kumar Meher
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Prabir Kumar Saha.

Ethics declarations

Conflict of interest

The authors declare that they have no financial interests that are directly or indirectly related to the work submitted for publication. The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Beura, S.K., Devi, B.P., Saha, P.K. et al. Design of a Novel Inexact 4:2 Compressor and Its Placement in the Partial Product Array for Area, Delay, and Power-Efficient Approximate Multipliers. Circuits Syst Signal Process (2024). https://doi.org/10.1007/s00034-024-02630-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s00034-024-02630-4

Keywords

Search

Navigation