Abstract
In this paper, a new energy-efficient voltage level shifter is proposed. The power (i.e., static and dynamic) and the propagation delay of the proposed structure are reduced by using an auxiliary circuit that not only charges the critical nodes entirely up to the high supply voltage VDDH but also controls the strength of the critical PMOS transistors. In other words, since the critical nodes are charged up to VDDH, the static power of the circuit is reduced. Moreover, the delay and dynamic power consumption of the proposed circuit are improved, because the existing contention between the pull-up and the pull-down networks is reduced. The proposed circuit is designed and simulated in a standard 180-nm CMOS process while the input voltage level, the output voltage level, and the input signal frequency are 0.4 V, 1.8 V, and 1 MHz, respectively. Post-layout simulation results confirm that the proposed architecture shows an overall delay of 7.7 ns and energy per transition of 30 fJ. Moreover, the leakage power of the proposed architecture is only 130 pW.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data Availability
The manuscript has no associated data with it.
References
S.R. Hosseini, M. Saberi, R. Lotfi, A high-speed and power-efficient voltage level shifter for dual-supply applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(3), 1154–1158 (2017). https://doi.org/10.1109/TVLSI.2016.2604377
E. Late, T. Ytterdal, S. Aunet, An energy efficient level shifter capable of logic conversion from sub-15 mV to 1.2 V. IEEE Trans. Circ. Syst. II Express Briefs 67(11), 2687–2691 (2020). https://doi.org/10.1109/TCSII.2020.2966654
V.L. Le, T.T.H. Kim, An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS. IEEE Trans. Circ. Syst. II 65(5), 607–611 (2018). https://doi.org/10.1109/TCSII.2018.2820155
S. Lütkemeier, U. Rückert, A subthreshold to above-threshold level shifter comprising a Wilson current mirror. IEEE Trans. Circ. Syst. II Express Briefs 57(9), 721–724 (2010). https://doi.org/10.1109/TCSII.2010.2056110
E. Maghsoudloo, M. Rezaei, N. Sawan, B. Gosselin, A high-speed and ultra low-power subthreshold signal level shifter. IEEE Trans. Circ. Syst. I Reg. Papers 64(5), 1164–1172 (2017). https://doi.org/10.1109/TCSI.2016.2633430
S. Wooters, B. Calhoun, T.N. Blalock, An energy-efficient subthreshold level converter in 130-nm CMOS. IEEE Trans. Circ. Syst. II Express Briefs 57(4), 290–294 (2010). https://doi.org/10.1109/TCSII.2010.2043471
Z. Yong, X. Xiang, C. Chen, J. Meng, An energy-efficient and wide-range voltage level shifter with dual current mirror. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(12), 3534–3538 (2017). https://doi.org/10.1109/TVLSI.2017.2748228
J. Zhou, C. Wang, X. Liu, X. Zhang, M. Je, An ultra-low voltage level shifter using revised Wilson current mirror for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage. IEEE Trans. Circ. Syst. I Reg. Paper 62(3), 697–706 (2015). https://doi.org/10.1109/TCSI.2014.2380691
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflict of interest
The authors declare that they have no conflict of interest.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Ghasemzadeh, Z., Saberi, M. An Energy-Efficient Voltage-Level Shifter Based on Controlling Pull-Up Network Strength. Circuits Syst Signal Process 41, 2923–2933 (2022). https://doi.org/10.1007/s00034-021-01918-z
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-021-01918-z