Abstract
Cryptography assumes an imperative part in the security of information transmission. Cryptography can be defined as exploration of scientific strategies recognized with divisions of information security, for example, secrecy, data honesty, substance validation, and also verification of data sources. Communicating information through any media as cryptography is vital when passing on over any conflicting medium, which integrates any framework particularly the web. Advanced Encryption Standard can be customized in programming or worked with unadulterated equipment. Anyway, Field Programmable Gate Arrays (FPGAs) offer a snappier, more adjustable arrangement. Security is of principle concern while transmitting information over the web. This research work study and analyze various advance encryption standard techniques. The current prospective of our work is to design and implement the proposed framework for improving the security of data transmission. FPGA kits are used to validate the results.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
A.M. Abdullah, Advanced encryption standard (AES) algorithm to encrypt and decrypt data. Cryptogr. Netw. Secur. (2017)
U. Sawant, K. Wane, Analysis of the effective advanced encryption standard algorithm. Int. J. Adv. Res. Comput. Commun. Eng. 5(3), 965–967 (2016)
P. Kaur, P. Gupta, S. Kumar, A review on high speed advance encryption standard (AES). JETIR 5(8) (2018)
A.M. Borkar, R.V. Kshirsagar, M.V. Vyawahare, FPGA Implementation of AES Algorithm (IEEE, 2011), pp. 401–405
D.M. Alghazzawi, S.H. Hasan, M.S. Trigui, Advanced encryption standard—cryptanalysis research, in IEEE, International Conference on Computing for Sustainable Global Development, pp. 660–667 (2014)
A.A. Abed, A.A. Jawad, FPGA implementation of a modified advanced encryption standard algorithm, in International Conference of Electrical, Communication, Computer, Power and Control Engineering (2013)
H. Trang, N.V. Loi, An efficient FPGA implementation of the Advanced Encryption Standard algorithm (IEEE, 2012)
M. Pitchaiah, P. Philemon Daniel, Implementation of Advanced Encryption Standard algorithm. Int. J. Sci. Eng. Res. 3(3), 1–6 (2012)
A. Kaminsky, M. Kurdziel, S. Radziszowski, An overview of cryptanalysis research for the advanced encryption standard, pp. 1–8
R.D. Bajaj, U.M. Gokhale, Review on design of AES algorithm using FPGA. Int. Res. J. Eng. Tech. 2(9), 2380–2383 (2015)
S. Bri, S. Oukili, High speed efficient AES implementation, High school of Tech., Moulay Islamil Univ. Mekn., Morocco (2017)
Y. Wang, A. Kumar, Y. Hay, FPGA-based high throughput XTS-AES encryption/decryption for storage area network. Natio. Univ. of Sing., Singapore (2014)
K. Rahimunnisa, P. Karthigaikumar, N.A. Christy, S.S. Kumar, J. Kumar, PSP: parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC. Cen. Eur. J. Comp. Sci. 3, 173–186 (2013)
Q. Liu, Z. Xu, Y. Yuan, A 66.1 Gbps single-pipeline AES on FPGA, in Proceedings of international conference on field programmable technology (FPT) (IEEE, Kyoto, 2013), pp. 378–381
V.K. Sharma, S. Kumar, K.K. Mahapatra, Iterative and fully pipelined high throughput efficient architectures of AES in FPGA and ASIC. J. Circ. Syst. Comp. 25, 1650049 (2016)
L.Q. Liu, Z. Xu, Y. Yuan, High throughput and secure advanced encryption standard on field programmable gate array with fine pipelining and enhanced key expansion. IET Comp. Dig. Tech. 9, 175–184 (2015)
Y. Wang, Y. Ha, High throughput and resource efficient AES encryption/decryption for SANs, in Proceedings of International Symposium on Circuits and Systems (IEEE, Montreal, 2016), pp. 1166–1169
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Chana, P.K., Gupta, P., Kumar, S. (2020). Efficient Advanced Encryption Standard with Elevated Speed and FPGA Implementation. In: Nath, V., Mandal, J. (eds) Nanoelectronics, Circuits and Communication Systems. NCCS 2018. Lecture Notes in Electrical Engineering, vol 642. Springer, Singapore. https://doi.org/10.1007/978-981-15-2854-5_10
Download citation
DOI: https://doi.org/10.1007/978-981-15-2854-5_10
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-2853-8
Online ISBN: 978-981-15-2854-5
eBook Packages: EngineeringEngineering (R0)