Abstract
Dynamic Voltage and Frequency Scaling (DVFS) is a widely-used and efficient technology for Dynamic Power management (DPM). To avoid hard faults caused by voltage and frequency scaling, some overhead always be imposed on the performance of applications due to the latency of DVFS. Besides, on many-core architectures, the design of multiple voltage domains has made the latency of DVFS a much more significant issue. In this paper, we propose an efficient DVFS scheme to prevent hard faults, meanwhile eliminating the impact of latency of DVFS as possible. The main idea is applying Retroactive Frequency Scaling (RFS) where the latency of DVFS might be introduced. Based on the analysis, our approach is expected to achieve noticeable performance improvement on many-core architectures.
Chapter PDF
Similar content being viewed by others
References
Grunwald, D., Morrey III, C.B., Levis, P., Neufeld, M., Farkas, K.I.: Policies for dynamic clock scheduling. Presented at Proceedings of the 4th Conference on Symposium on Operating System Design & Implementation, San Diego, California, vol. 4 (2000)
Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for reduced CPU energy. In: Proceeding of the 1st USENIX Conference on Operating Systems Design and Implementation, Monterey, California (1994)
Qingyuan, D., Meisner, D., Bhattacharjee, A., Wenisch, T.F., Bianchini, R.: CoScale: Coordinating CPU and Memory System DVFS in Server Systems. In: Proceeding of the 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 143–154 (2012)
Rosing, T.S., Mihic, K., De Micheli, G.: Power and Reliability Management of SoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15, 391–403 (2007)
Lai, Z., Lam, K.T., Wang, C.-L., Su, J., Yan, Y., Zhu, W.: Latency-Aware Dynamic Voltage and Frequency Scaling on Many-core Architectures for Data-intensive Applications. Presented at International Conference on Cloud Computing and Big Data, CloudCom-Asia (2013)
Howard, J., Dighe, S., Vangal, S., Ruhl, G., Borkar, N., Jain, S., et al.: A 48-Core IA-32 message-passing processor in 45nm CMOS using on-die message passing and DVFS for performance and power scaling. IEEE Journal of Solid-State Circuits 46, 173–183 (2011)
Borkar, S.: Thousand core chips: a technology perspective. In: Proceedings of the 44th Annual Design Automation Conference, San Diego, California, pp. 746–749 (2007)
Ma, K., Li, X., Chen, M., Wang, X.: Scalable Power Control for Many-Core Architectures Running Multi-threaded Applications. In: Proceeding of ACM/IEEE International Symposium on Computer Architecture (ISCA), San Jose, California, USA (2011)
Gamell, M., Rodero, I., Parashar, M., Muralidhar, R.: Exploring cross-layer power management for PGAS applications on the SCC platform. In: Proceedings of the 21st International Symposium on High-Performance Parallel and Distributed Computing, Delft, The Netherlands, pp. 235–246 (2012)
Haase, J., Damm, M., Hauser, D., Waldschmidt, K.: Reliability-Aware Power Management of Multi-Core Processors. In: Kleinjohann, B., Kleinjohann, L., Machado, R., Pereira, C., Thiagarajan, P.S. (eds.) From Model-Driven Design to Resource Management for Distributed Embedded Systems, vol. 225, pp. 205–214. Springer, US (2006)
Guo, Y., Zhu, D., Aydin, H.: Reliability-Aware Power Management for Parallel Real-time Applications with Precedence Constraints. In: The Second International Green Computing Conference (IGCC), Orlando, FL (2011)
Guo, Y., Zhu, D., Aydin, H.: Efficient Power Management Schemes for Dual-Processor Fault-Tolerant Systems. In: The First Workshop on Highly-Reliable Power-Efficient Embedded Designs (HARSH), Shenzhen, China (2013)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 IFIP International Federation for Information Processing
About this paper
Cite this paper
Lai, Z., Zhao, B., Su, J. (2014). Efficient DVFS to Prevent Hard Faults for Many-Core Architectures. In: Linawati, Mahendra, M.S., Neuhold, E.J., Tjoa, A.M., You, I. (eds) Information and Communication Technology. ICT-EurAsia 2014. Lecture Notes in Computer Science, vol 8407. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-55032-4_69
Download citation
DOI: https://doi.org/10.1007/978-3-642-55032-4_69
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-55031-7
Online ISBN: 978-3-642-55032-4
eBook Packages: Computer ScienceComputer Science (R0)