Abstract
A change in voltage at the power node of a gate can significantly increase the delay of a logic gate [32, 498, 499], degrading the overall performance of a system [34]. Since different circuits are affected differently by a drop in the power supply voltage, the power distribution network should be designed to satisfy multiple constraints. The voltage level for those gates along the critical path can tolerate the least voltage degradation, whereas the gates along a noncritical path may satisfy speed constraints despite a higher voltage drop [289]. Circuits, such as a phase-locked loops and voltage controlled oscillators (VCOs), are highly sensitive to changes in the power supply voltage [500]. Alternatively, digital logic circuits can tolerate much higher variations in the power supply voltage. The voltage level of a power distribution network across an entire IC is typically maintained within 10 % degradation, while for a PLL, the voltage level should satisfy a maximum 2 % voltage degradation. To satisfy these constraints, the current supplied to the PLL is filtered by a DC-to-DC converter or a large on-chip decoupling capacitance placed near the PLL [501]. The decoupling capacitors and DC-to-DC converters however consume large area and can dissipate significant power [338].
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
K.T. Tang, E.G. Friedman, Incorporating voltage fluctuations of the power distribution network into the transient analysis of CMOS logic gates. Analog Integr. Circuits Signal Process. 31(3), 249–259 (2002)
M. Saint-Laurent, M. Swaminathan, Impact of power-supply noise on timing in high-frequency microprocessors. IEEE Trans. Adv. Packag. 27(1), 135–144 (2004)
L.A. Arledge Jr., W.T. Lynch, Scaling and performance implications for power supply and other signal routing constraints imposed by I/O limitations, in Proceedings of the IEEE Symposium on IC/Package Design Integration, pp. 45–50, Feb 1998
V. Kursun, E.G. Friedman, Multi-Voltage CMOS Circuit Design (Wiley, Hoboken, 2006)
R.W. Erickson, M. Dragan, Fundamentals of Power Electronics (Kluwer Academic, Norwell, 2001)
C. Tirumurti, S. Kundu, S. Sur-Kolay, Y.-S. Chang, A modeling approach for addressing power supply switching noise related failures of integrated circuits, in Proceedings of the IEEE Design, Automation, and Test Conference in Europe, vol. 2, pp. 1078–1083, Feb 2004
L.H. Chen, M. Marek-Sadowska, F. Brewer, Buffer delay change in the presence of power and ground noise. IEEE Trans. Very Large Scale Integr. (VLSI) Circuits 11(3), 461–473 (2003)
X. Lai, J. Roychowdhury, Fast, accurate prediction of PLL jitter induced by power grid noise, in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 121–124 (2004)
P. Heydari, Analysis of the PLL jitter due to power/ground and substrate noise. IEEE Trans. Circ. Syst. I: Regul. Pap. 51(12), 2404–2416 (2004)
P. Larsson, Measurements and analysis of PLL jitter caused by digital switching noise. IEEE J. Solid-State Circuits 36(7), 1113–1119 (2001)
M. Alioto, G. Palumbo, Impact of supply voltage variations on full adder delay: analysis and comparison. IEEE Trans. Very Large Scale Integr. (VLSI) Circuits 14(12), 1322–1335 (2006)
P.G. Doyle, J.L. Snell, Random Walks and Electrical Networks (Mathematical Association of America, Washington, DC, 1984)
J.N. Kozhaya, S.R. Nassif, F.N. Najm, Multigrid-like technique for power grid analysis, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 480–487, Nov 2001
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
P.-Vaisband, I., Jakushokas, R., Popovich, M., Mezhiba, A.V., Köse, S., Friedman, E.G. (2016). Power Optimization Based on Link Breaking Methodology. In: On-Chip Power Delivery and Management. Springer, Cham. https://doi.org/10.1007/978-3-319-29395-0_25
Download citation
DOI: https://doi.org/10.1007/978-3-319-29395-0_25
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-29393-6
Online ISBN: 978-3-319-29395-0
eBook Packages: EngineeringEngineering (R0)