Abstract
The parer illustrates a new FPGA hardware architecture for the Space Vector Pulse Width Modulation, which decompose the dwell-times expressions using the Taylor Series. The difference from the state of the arts is the disuse of other resources, like external reference signals or Digital Signal Processor, as well as specific architectures, like CORDIC core or Look Up Table-based approaches. All the calculations are done by a 32 bit fixed-point Arithmetic Logic Unit, which can perform a real time variation of the output amplitude.
The architecture has been implemented on a Xilinx Artix VII FPGA XC7A35T1CPG236C requiring 1967 LUTs and 492 Flip Flops, respectively, the \(9.46\%\) and \(1.18\%\) of the overall resources, and a dynamic power consumption of 1 \(\textrm{mW}\).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Di Benedetto, L., Licciardo, G., Erlbacher, T., Bauer, A., Rubino, A.: Optimized design for 4h-sic power dmosfet. IEEE Electron Device Lett. 37(11), 1454–1457 (2016)
Di Benedetto, L., Licciardo, G.D., Erlbacher, T., Bauer, A.J., Liguori, R., Rubino, A.: A model of electric field distribution in gate oxide and JFET-region of 4h-sic DMOSFETS. IEEE Trans. Electron Devices 63(9), 3795–3799 (2016)
Barth, C.B., et al.: Design, operation, and loss characterization of a 1-kw GAN-based three-level converter at cryogenic temperatures. IEEE Trans. Power Electron. 35(11), 12040–12052 (2020)
Naradhipa, A.M., Kim, S., Yang, D., Choi, S., Yeo, I., Lee, Y.: Power density optimization of 700 KHZ GAN-based auxiliary power module for electric vehicles. IEEE Trans. Power Electron. 36(5), 5610–5621 (2020)
Monmasson, E., Idkhajine, L., Cirstea, M.N., Bahri, I., Tisan, A., Naouar, M.W.: Fpgas in industrial control applications. IEEE Trans. Ind. inf. 7(2), 224–243 (2011)
Rashid, M.H.: Power electronics handbook: devices, circuits and applications. Elsevier (2010)
Di Benedetto, L., Licciardo, G.D., Rubino, A., Lanzotti, E., Piccirilli, E.: Analysis of the performances of a fully 4h-sic insultated dc/ac converters. In: 2017 IEEE International Conference on Environment and Electrical Engineering and 2017 IEEE Industrial and Commercial Power Systems Europe (EEEIC/I&CPS Europe), pp. 1–4. IEEE (2017)
Licciardo, G.D., Cappetta, C., Di Benedetto, L.: Fpga optimization of convolution-based 2d filtering processor for image processing. In: 2016 8th Computer Science and Electronic Engineering (CEEC), pp. 180–185. IEEE (2016)
Li, Y., et al.: A 500kw forced-air-cooled silicon carbide (sic) 3-phase dc/ac converter with a power density of 1.246 mw/m 3 and efficiency\(>\) 98.5%. In: 2020 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 209–216. IEEE (2020)
Neacşu, D.O., Kim, J.C., Lehman, B.: A three-phase multioptimal pwm implemented on 2-gbit flash memory integrated circuits. IEEE Trans. Power Electron. 32(7), 5813–5826 (2017)
Wiśniewski, R., Bazydło, G., Szcześniak, P.: SVM algorithm oriented for implementation in a low-cost Xilinx FPGA. Integration 64, 163–172 (2019)
Di Benedetto, L., Donisi, A., Licciardo, G.D., Liguori, R., Piccirilli, E., Lanzotti, E., Rubino, A.: Implementation of hardware architecture for svpwm with arbitrary parameters. IEEE Access 10, 32381–32393 (2022)
In: Taylor expansions and applications. Springer Milan, Milano, pp. 223–255 (2008). https://doi.org/10.1007/978-88-470-0876-2_7
Di Benedetto, L., Donisi, A., Licciardo, G.D., Rubino, A.: A hardware architecture for svpwm digital control with variable carrier frequency and amplitude. IEEE Trans. Ind. Inf. 18(8), 5330–5337 (2022)
Xilinx inc.: Artix 7. (2018) rev. 2018.02.27. https://www.xilinx.com/products/silicon-devices/fpga/artix-7.html
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Donisi, A., Di Benedetto, L., Liguori, R., Licciardo, G.D., Rubino, A. (2023). FPGA HardWare Architecture for SVPWM Based on a Taylor Series Decomposition. In: Cocorullo, G., Crupi, F., Limiti, E. (eds) Proceedings of SIE 2022. SIE 2022. Lecture Notes in Electrical Engineering, vol 1005. Springer, Cham. https://doi.org/10.1007/978-3-031-26066-7_34
Download citation
DOI: https://doi.org/10.1007/978-3-031-26066-7_34
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-26065-0
Online ISBN: 978-3-031-26066-7
eBook Packages: EngineeringEngineering (R0)