Abstract
Currently, there are several processor architectures on the market, dominated by the x86 architecture on the desktop and the ARM in embedded devices and should therefore be included in an architectural comparison. Thus without even brief analysis, how resilient computing “fit” these available architectures and why we need to develop our own ERRIC , our implementation and application would be incomplete. The core of the analysis of instruction set and impact on computer architecture was presented in Schagaev et al. (Instruction set and their impact on modern computer architecture, 1989, [1]). Since then nothing much has been changed in architecture, few system architectures were lost in the market competition (not the worst one, to be honest), leaving SPARC , Intel, and ARM with lion shares of the market. The SPARC processor is included in this comparison, as it is heavily used in space, especially the fault-tolerant version LEON3 (LEON3-FT SPARC V8-RTAX—Data Sheet and User’s manual, 2009, [2]). In order to have a consistent comparison, we only compare the 32-bit versions of the respective processors, although 64-bit versions are available for the x86 and SPARC architecture. Both the SPARC and the ARM processors are RISC based and are thus quite similar in the instruction set , whereas the x86 architecture is CISC based and provides a multitude of instructions in comparison to the other architectures. The x86 is also the only architecture that allows using memory locations directly in instructions (register memory architecture), whereas RISC machines (load and store architecture) must first load the argument into a register. This enormous number of instructions leads to the curious situation that the instruction decoder of the Intel Atom CPU needs as much space as a complete ARM Cortex-A5 (Nachwuchs fr die die cortex-a-familie, 2009, [3]).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Schagaev et al (1989) Instruction set and their impact on modern computer architecture. Zarubeznya Electronica, No 7:8 (In Russian)
LEON3-FT SPARC V8 - RTAX - Data Sheet and User’s manual. Aeroflex Gaisler AB, Goeteborg, Sweden, 1.1.0.8 edition, June 2009
Verlag H (2009) ARM: Nachwuchs fr die die cortex-a-familie. World Wide Web electronic publication, October 2009
Hennessy J, Patterson D (2002) Computer architecture: a quantitative approach, 3rd edn. Morgan Kaufmann
Hennessy J, Patterson D (1996) Computer architecture, a quantitative approach, 2nd edn. Morgan Kaufmann Publishers, Inc.
Intel Corporation. Intel 64 and 32 architectures software developers manual,vol.1: Basic architecture. Technical Report 253665–032US, 2009
Intel Corporation. Intel pxa255 processor developer’s manual. Technical Report. Order number 278693-002, Intel Corporation, January 2004
Limited ARM (2005) ARM architecture reference manual. Technical report, ARM Limited
SPARC International (1992)The SPARC architecture Manual–Version 8. Prentice Hall
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Schagaev, I., Zouev, E., Thomas, K. (2020). Architecture Comparison and Evaluation. In: Software Design for Resilient Computer Systems. Springer, Cham. https://doi.org/10.1007/978-3-030-21244-5_15
Download citation
DOI: https://doi.org/10.1007/978-3-030-21244-5_15
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-21243-8
Online ISBN: 978-3-030-21244-5
eBook Packages: EngineeringEngineering (R0)