Abstract
In high-speed Nano-scale VLSI designs, memory plays a vital role of operation. Built-In Self-Test (BIST) for memory is an essential element of the system-on-chip (SoC). Investigating memory with low power techniques have been emerging in the market. Address generators to access memory cores consecutively should have low transition. This paper, attempted to put forward a proposed architecture of address generator with low-transition. In this novel technique, the address generator is constructed by a blend of modulo-counter and binary to gray code convertor with a bit-reversal block. Efficient employment of this architecture has cut-down the switching activity considerably. This proposed work compared the switching activity with conventional Linear Feedback Shift Register (LFSR), Bit-Swapping LFSR (BS-LFSR) and gray-code generator. Simulated and synthesized of the proposed architecture was done by Xilinx tool. The final result shows more than 95% reduction on dynamic power consumption related to the traditional LFSR.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Abuissa, A.S., Quigleyr, S.F.: LTPRPG: power minimization technique for test-per-scan BIST. In: International Conference on Design and Technology of Integrated Systems in Nanoscale Era, pp. 1–5 (2008)
Marinissen, E.J., Prince, B., Keitel-Schulz, D., Zorian, Y.: Challenges in embedded memory design and test. In: Proceedings of Design Automation Test in Europe, vol. 52, pp. 722–727 (2005)
Noor, N.Q., Yusof, Y., Sparon, A.: Low area FSM-based memory BIST for synchronous SRAM. In: Proceedings of the International Colloquium of Signal Processing and Its Application, pp. 409–412 (2009)
Van de Goor A.D.J., Kukner, H., Hamdioui, S.: Optimizing memory BIST address generator implementations. In: 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, pp. 1–6 (2011)
Wang, L.T., Stroud, C.E., Toubam, N.A.: System On Chip Test Architectures, pp. 308–339. Morgan Kaufmann, Los Altos (2008)
Gayathri, C.V., Kayalvizhi, N., Malligadevi, M.: Generation of new march tests with low test power and high fault coverage by test sequence reordering using genetic algorithm. In: International Conference on Advances in Recent Technologies in Communication and Computing, pp. 699–703 (2009)
Reddy, C.R., Zilani, S., Sumalatha, V.: Low power, low-transition random pattern generator. Int. J. Eng. Res. Technol. (IJERT) 1(5), 1–6 (2012)
Park, Y., Park, J., Han, T., Kang, S.: An effective programmable memory BIST for embedded memory. IEICE Trans. Inf. Syst. 92(12), 808–818 (2009)
Yarmolik, S.V., Yarmolik, V.N.: Modified gray and counter sequences for memory test address generation. In: Proceedings of International Conference, pp. 572–576 (2006)
Chandrakala, S., Banupriya, C.: A low power built in repair analyzer for word-oriented memories with optimal repair rate. In: Green Computing Communication and Electrical Engineering (ICGCCEE), pp. 1–5 (2014)
Ohler, P., Bosio, A., Di Natale, G., Hellebrand, S.: A modular memory BIST for optimized memory repair. In: 14th IEEE International on-line Testing (2008)
Kumar, T.N., Lombardi, F.: A novel heuristic method for application-dependent testing of a SRAM-based FPGA interconnect. IEEE Trans. Comput. 62(1), 163–172 (2013)
Awad, A.N., Abu-Issa, A.S.: Low power address generator for memory built-in self-test. Res. Bull. Jordan ACM III(II), 52–56 (2007)
Krishna, K.M., Sailaja, M.: Low power memory built in self-test address generator using clock controlled linear feedback shift registers. J. Electron. Test. 30, 77–85 (2014)
Wang, W.-L., Lee, K.J.: A complete memory address generator for scan-based march algorithms. In: Proceedings of the I.E. International Workshop on Memory Technology, Design, and Testing (MTDT05), p. 83–88 (2005)
Tehranipoor, M., Nourani, M., Ahmed, N.: Low transition LFSR for BIST-based applications. In: Proceedings of the 14th Asian Test Symposium, pp. 138–143 (2005)
Wang, S., Gupta, S.K.: DS-LFSR: a BIST TPG for Low switching activity. IEEE Trans. Comput. Aided Design Integr. Circuit Syst. 21(7), 842–851 (2002)
Sowmiya, G., Premalatha, P., Rajaram, A., Saravanan, S., Vijay Sai, R.: Design and analysis of scan power reduction based on linear feedback shift register reseeding. In: IEEE Conference on Information and Communication Technologies, pp. 638–641 (2013)
Saravanan, S., Upadhyay, H.N.: Effective LFSR reseeding technique for achieving reduced test pattern. Res. J. Appl. Sci. Eng. Technol. 4(22), 4783–4786 (2012)
Kumar, S., Manimegalai, R.: Efficient memory built in self-test address generator implementation. Int. J. Appl. Eng. Res. 10(7), 16797–16813 (2015)
Hussain, S., Priya, P.: Test pattern generator (TPG) for low power logic built in self-test (BIST). Int. J. Adv. Res. Electr. Electron. Instrum. Eng. 2(4), 1634–1640 (2013)
Vellingiri, G., Jayabalan, R.: An Improved low transition test pattern generator for low power application. Design Autom. Embedded Syst. 21(3–4), 247–263 (2017)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Saravanan, S., Hailu, M., Gouse, G.M., Lavanya, M., Vijaysai, R. (2019). Design and Analysis of Low-Transition Address Generator. In: Zimale, F., Enku Nigussie, T., Fanta, S. (eds) Advances of Science and Technology. ICAST 2018. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 274. Springer, Cham. https://doi.org/10.1007/978-3-030-15357-1_19
Download citation
DOI: https://doi.org/10.1007/978-3-030-15357-1_19
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-15356-4
Online ISBN: 978-3-030-15357-1
eBook Packages: Computer ScienceComputer Science (R0)