A Scalable Configurable Architecture for Advanced Wireless Communication Algorithms Konstantinos SarrigeorgidisJan Rabaey OriginalPaper 14 December 2006 Pages: 127 - 151
Direct Digital Frequency Synthesis Based on a Two-Level Table-Lookup Scheme Sau-Gee ChenJen-Chuan ChihJun-Yi Chou OriginalPaper 14 December 2006 Pages: 153 - 160
High Throughput Parallel-Pipeline 2-D DCT/IDCT Processor Chip G. A. RuizJ. A. MichellA. BurĂ³n OriginalPaper 14 December 2006 Pages: 161 - 175
Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design Yuan XieWei-lun Hung OriginalPaper 05 December 2006 Pages: 177 - 189