Abstract
This chapter summarizes the contributions of the techniques proposed in this book. To demonstrate the high performance of the WCC framework for an automatic WCET reduction, an overall evaluation of the developed optimization techniques is presented by applying these optimizations in sequence for a representative real-life benchmark. Finally, a discussion on directions for future work is provided.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
L. Almagor, K.D. Cooper, A. Grosul et al., Finding Effective Compilation Sequences, in Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), Washington, USA, June 2004, pp. 231–239
M. Wurst, K. Morik, Distributed feature extraction in a P2P setting—a case study. Future Gener. Comput. Syst. 23(1), 69–75 (2007). Special Issue on Data Mining
V. Zivojnović, J. Martínez Velarde, C. Schläger et al., DSPstone: a DSP-oriented benchmarking methodology, in Proceedings of the International Conference on Signal Processing and Technology (ICSPAT), Dallas, USA, January 1994, pp. 715–720
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Lokuciejewski, P., Marwedel, P. (2011). Summary and Future Work. In: Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems. Embedded Systems. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9929-7_8
Download citation
DOI: https://doi.org/10.1007/978-90-481-9929-7_8
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9928-0
Online ISBN: 978-90-481-9929-7
eBook Packages: EngineeringEngineering (R0)