Abstract
This paper presents and compares different load balancing strategies in multi-core network processor (NP) chips. In our FlexPath NP system, packets are differentiated according to application-dependent processing requirements and optimized processing paths are provisioned for these applications. We derive a novel load balancing mechanism (S&H) by combining two schemes for stateful and stateless network applications in order to achieve better overall system throughput and reduced packet latencies. We show that appropriate QoS for the different regarded application types can be achieved under varying NP load conditions, while maintaining an almost uniform utilization of the available processing resources. Even though the investigations are focused on the FlexPath NP architecture, the concepts can also be applied to other architectures, where the incoming load has to be distributed among several parallel entities within an NP.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Dittmann, G., Herkersdorf, A.: Network Processor Load Balancing for High-Speed Links. In: SPECTS 2002, San Diego, CA, USA, July 2002, pp. 727–735 (2002)
Kencl, L.: Load Sharing for Multiprocessor Network Nodes, Dissertation, EPFL, Lausanne, Switzerland (March 2003)
Shi, W., MacGregor, M., Gburzynski, P.: Load Balancing for Parallel Forwarding. IEEE Transactions on Networking 13(4), 790–801 (2005)
Shi, W., Kencl, L.: Sequence-Preserving Adaptive Load Balancers. In: ANCS 2006, San Jose, CA, USA (December 2006)
Govind, S., Govindarajan, R., Kuri, J.: Packet Reordering in Network Processors. In: IPDPS 2007, Long Beach, CA, USA (March 2007)
Brownlee, N., Claffy, K.C.: Understanding Internet Traffic Streams: Dragonflies and Tortoises. IEEE Communications Magazine (October 2002)
Meitinger, M., Ohlendorf, R., Wild, T., Herkersdorf, A.: FlexPath NP - A Network Processor Architecture with Flexible Processing Paths. In: SoC 2008, Tampere, Finland (November 2008)
Ohlendorf, R., Meitinger, M., Wild, T., Herkersdorf, A.: A Processing Path Dispatcher in Network Processor MPSoCs. IEEE Transactions on VLSI Systems 16(10), 1335–1345 (2008)
Meitinger, M., Ohlendorf, R., Wild, T., Herkersdorf, A.: A Hardware Packet Resequencer Unit for Network Processors. In: Brinkschulte, U., Ungerer, T., Hochberger, C., Spallek, R.G. (eds.) ARCS 2008. LNCS, vol. 4934, pp. 85–97. Springer, Heidelberg (2008)
An Architecture for Differentiated Services, IETF RFC 2475 (December 1998), http://tools.ietf.org/html/rfc2475
Security Architecture for the Internet Protocol, IETF RFC 4301 (December 2005), http://tools.ietf.org/html/rfc4301
SystemC Homepage, http://www.systemc.org
Shannon, C., Aben, E., Claffy, K.C., Andersen, D., Brownlee, N.: The CAIDA OC48 Traces Dataset, http://www.caida.org/data/passive/passive_oc48_dataset.xml ; files used: 20020814-090000-1-anon.pcap, 20020814-091500-1-anon.pcap, 20020814-093000-1-anon.pcap, 20020814-094500-1-anon.pcap
Shannon, C., Aben, E., Claffy, K.C., Andersen, D.: The CAIDA Anonymized 2008 Internet Traces, http://www.caida.org/data/passive/passive_2008_dataset.xml , files used: eq-chic.dirA.20080717-130000.UTC.anon.pcap, eq-chic.dirA.20080717-130500.UTC.anon.pcap, eq-chic.dirA.20080717-131000.UTC.anon.pcap, eq-chic.dirA.20080717-131500.UTC.anon.pcap, eq-chic.dirB.20080717-132000.UTC.anon.pcap
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ohlendorf, R., Meitinger, M., Wild, T., Herkersdorf, A. (2010). An Application-Aware Load Balancing Strategy for Network Processors. In: Patt, Y.N., Foglia, P., Duesterwald, E., Faraboschi, P., Martorell, X. (eds) High Performance Embedded Architectures and Compilers. HiPEAC 2010. Lecture Notes in Computer Science, vol 5952. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11515-8_13
Download citation
DOI: https://doi.org/10.1007/978-3-642-11515-8_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11514-1
Online ISBN: 978-3-642-11515-8
eBook Packages: Computer ScienceComputer Science (R0)