Abstract
In this paper we propose a method to analyze the robustness of multi-tasking media applications when mapped on an on-chip multiprocessor platform. We assume a multiprocessor structure which embeds a cache hierarchy with two levels: an L1 that each processor may have and an L2 shared among the processors. To enable compositionality, i.e, to be able to evaluate the system performance out of the individual tasks performance, this shared L2 is partitioned per task basis. In this paper we first introduce two metrics to quantify the robustness. The internal robustness is estimated by a sensitivity function which measures the performance variations induced by the inter-task cache interference. The external robustness is quantified by a stability function which reflects the variations induced by different input data on the partitioned L2 behavior. Subsequently, we exercise our method on a set of multimedia applications running on a CAKE multi-processor platform. Our experiments indicate that, if the cache is partitioned, the sensitivity is on average 4%. whereas for the shared cache it is 25%. Over the investigated workloads the stability is at least 90% therefore, for the those applications, we can conclude that the static cache partitioning is quite robust to input stimuli.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Stevens, A.: Level 2 Cache for High-performance ARM Core-based SoC Systems. ARM white paper (2004)
Chiou, D.T.: Extending the Reach of Microprocessors: Column and Curious Caching, PhD thesis Department of EECS, MIT, Cambridge, MA (1999)
Hartstein, A., Srinivasan, V., Puzak, T.R., Emma, P.G.: Cache miss behavior: is it sqrt(2)? In: Conf. Computing Frontiers, pp. 313–320 (2006)
Liedtke, J., Härtig, H., Hohmuth, M.: OS-Controlled Cache PRedictability for Real-Time Systems. In: 3rd IEEE Real-Time Technology and Applications Symposium, IEEE Computer Society Press, Los Alamitos (1997)
Chunho, L., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In: International Symposium on Microarchitecture (1997)
Molnos, A.M., Heijligers, M.J.M., Cotofana, S.D., van Eijndhoven, J.T.J.: Compositional Memory Systems for Data Intensive Applications. In: Proceedings, Design, Automation and Test in Europe (2004)
Stone, H.S., Truek, J., Wolf, J.L.: Optimal Partitioning of Cache Memory. IEEE Transactions on computers 41(9), 1054–1068 (1992)
Mueller, F.: Compiler Support for Software-Based Cache Partitioning. In: ACM SIGPLAN Notice, ACM Press, New York (1995)
Nayfeh, B.A., Olukotun, K.: Exploring the Design Space for a Shared-Cache Multiprocessor. In: Proceedings, ISCA, pp. 166–175 (1994)
van Eijndhoven, J.T.J., Hoogerbrugge, J., Jayram, M.N., Stravers, P., Terechko, A.: Cache-Coherent Heterogeneous Multiprocessing as Basis for Streaming Applications. In: Dynamic and robust streaming between connected CE-devices, Kluwer Academic Publishers, Dordrecht (2005)
Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable caches and their application to media processing. In: Proceedings, 27th Annual International Symposium on Computer Architecture, pp. 214–224 (2000)
Hennesy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Francisco (2003)
Molnos, A.M., Heijligers, M.J.M., Cotofana, S.D., van Eijndhoven, J.T.J.: Compositional memory systems for multimedia communicating tasks. In: Proceedings, Design, Automation and Test in Europe, pp. 932–937 (2005)
Molnos, A.M., Heijligers, M.J.M., Cotofana, S.D., van Eijndhoven, J.T.J.: Compositional, efficient caches for a chip multi-processor. In: Proceedings, Design, Automation and Test in Europe (to appear, 2006)
Suh, G.E., Rudolph, L., Devadas, S.: Dynamic Partitioning of Shared Cache Memory. The Journal of Supercomputing 28(1), 7–26 (2004)
Tan, Y., Mooney, V.J.: A Prioritized Cache for Multi-tasking Real-Time Systems. In: Proceedings of the 11th Workshop on Synthesis And System Integration of Mixed Information Technologies, pp. 168–175 (2003)
Molnos, A.M., Cotofana, S.D., Heijligers, M.J.M., van Eijndhoven, J.T.J.: Static cache partitioning robustness analysis for embedded on-chip multi-processors. In: Proceeding of the ACM International Conference on Computing Frontiers, ACM Press, New York (2006)
van der Tol, E.B., Jaspers, E.G., Gelderblom, R.H.: Mapping of H.264 decoding on a multiprocessor architecture. In: Proceedings, SPIE Conference on Image and Video Communications and Processing (2003)
van der Wolf, P., Lieverse, P., Goel, M., La Hei, D., Vissers, K.A.: An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology. In: Proceedings, 7th International Workshop on Hardware/Software Co-Design, pp. 33–37 (1999)
de Kock, E.A., Smits, W.J.M., van der Wolf, P., Brunel, J.-Y., Kruijtzer, W.M., Lieverse, P., Vissers, K.A., Essink, G.: YAPI: application modeling for signal processing systems. In: Proceedings, 37th conference on Design Automation, pp. 402–405 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Molnos, A.M., Cotofana, S.D., Heijligers, M.J.M., van Eijndhoven, J.T.J. (2007). Static Cache Partitioning Robustness Analysis for Embedded On-Chip Multi-processors. In: Stenström, P. (eds) Transactions on High-Performance Embedded Architectures and Compilers I. Lecture Notes in Computer Science, vol 4050. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71528-3_18
Download citation
DOI: https://doi.org/10.1007/978-3-540-71528-3_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71527-6
Online ISBN: 978-3-540-71528-3
eBook Packages: Computer ScienceComputer Science (R0)