Electronic devices are sensitive to radiation that may happen both in the space environment and at the ground level. Nowadays, the continuous evolution of manufacturing technologies makes Integrated Circuits (ICs) even more sensitive to radiation effects: Devices shrinking coupled with voltage scaling and high operating frequencies correspond to significantly reduced noise margins, which make ICs more sensitive to radiation, as well as to other phenomena (such as cross-talk or internal noise sources) that provoke transient faults.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M. Nikolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings IEEE 17th VLSI Test Symposium, Apr. 1999, pp. 86–94.
E. Normand, Single Event Upset at Ground Level, IEEE Transactions on Nuclear Science, Vol. 43, No. 6, Dec. 1996, pp. 2742–2750.
M. Alderighi, A. Candelori, F. Casini, S. D’Angelo, M. Mancini, A. Paccagnella, S. Pastore, G. R. Sechi, Heavy Ion Effects on Configuration Logic of Virtex FPGAs, IEEE 11th On-Line Testing Symposium, 2005, pp. 49–53.
P. Graham, M. Caffrey, D. E. Johnson, N. Rollins, M. Wirthlin, SEU Mitigation for Half-Latches in Xilinx Virtex FPGAs, IEEE Transactions on Nuclear Science, Vol. 50, No. 6, Dec. 2003, pp. 2139–2146.
C. Carmichael, M. Caffrey, A. Salazar, Correcting Single Event Upset Through Virtex Partial Reconfiguration, Xilinx Application Notes, XAPP216, 2000.
F. Lima Kanstensmidt, G. Neuberger, R. Hentschke, L. Carro, R. Reis, Designing Fault-Tolerant Techniques for SRAM-Based FPGAs, IEEE Design and Test of Computers, Nov.–Dec. 2004, pp. 552–562.
F. Lima, L. Carro, R. Reis, Designing Fault Tolerant System into SRAM-Based FPGAs, IEEE/ACM Design Automation Conference, June 2003, pp. 650–655.
S. Habinc Gaisler Research, Functional Triple Modular Redundancy (FTMR) VHDL Design Methodology for Redundancy in Combinational and Sequential Logic, http://www.gaisler.com
N. Rollins, M. J. Wirthlin, M. Caffrey, P. Graham, Evaluating TMR Techniques in the Presence of Single Event Upsets, poster MAPLD 2003.
M. Bellato, P. Bernardi, D. Bortolato, A. Canderlori, M. Ceschia, A. Paccagnella, M. Rebaudengo, M. Sonza Reorda, M. Violante, P. Zambolin, Evaluating the Effects of SEUs Affecting the Configuration Memory of a SRAM-Based FPGA, IEEE Design Automation and Test in Europe, 2004, pp. 188–193.
M. Ceschia, M. Violante, M. Sonza Reorda, A. Paccagnella, P. Bernardi, M. Rebaudengo, D. Bortolato, M. Bellato, P. Zambolin, A. Candelori, Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs, IEEE Transactions on Nuclear Science, Vol. 50, No. 6, Dec. 2003, pp. 2088–2094.
P. Bernardi, M. Sonza Reorda, L. Sterpone, M. Violante, On the Evaluation of SEUs Sensitiveness in SRAM-Based FPGAs, IEEE 10th On-Line Testing Symposium, 2004, pp. 115–120.
F. Lima Kanstensmidt, L. Sterpone, L. Carro, M. Sonza Reorda, On the Optimal Design of Triple Modular Redundancy Logic for SRAM-Based FPGAs, 2005, pp. 1290–1295.
C. Carmichael, Triple Modular Redundancy Design Techniques for Virtex FPGAs, Xilinx Application Notes, XAPP197, 2001.
P. K. Samudrala, J. Ramos, S. Katkoori, Selective Triple Modular Redundancy (STMR) Based Single Event Upset (SEU) Tolerant Synthesis for FPGAs, IEEE Transactions on Nuclear Science, Vol. 51, No. 5, Oct. 2004.
S. Brown, FPGA Architecture Research: A Survey, IEEE Design and Test of Computers, Nov–Dec 1996, pp. 9–15.
J. Rose, A. El Gamal, A. Sangiovanni-Vincetelli, Architecture of Field-Programmable Gate Arrays, IEEE Proceedings, Vol. 81, No. 7, July 1993, pp. 1013–1029.
C. Stroud, J. Nall, M. Lashinsky, M. Abramovici, BIST-Based Diagnosis of FPGA Interconnect, International Test Conference, 2002, pp. 618–627.
Y. W. Chang, D. F. Wong, C. K. Wong, Universal Switch Modules for FPGA Design, ACM Transaction on Design Automation of Electronic System, Jan. 1996, pp. 80–101.
Rights and permissions
Copyright information
© 2008 Springer Science + Business Media B.V.
About this chapter
Cite this chapter
(2008). An Introduction to FPGA Devices in Radiation Environments. In: Electronics System Design Techniques for Safety Critical Applications. Lecture Notes in Electrical Engineering, vol 26. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-8979-4_1
Download citation
DOI: https://doi.org/10.1007/978-1-4020-8979-4_1
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-8978-7
Online ISBN: 978-1-4020-8979-4
eBook Packages: EngineeringEngineering (R0)