Skip to main content
SpringerLink
Log in

Dynamic and Partial Reconfiguration in FPGA SoCs: Requirements Tools and a Case Study

  • Chapter
New Algorithms, Architectures and Applications for Reconfigurable Computing

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Bergamaschi; et al. Automating the Design of SOCs using Cores. IEEE Design & Test of Computers, vol 18(5), 2001. pp. 32–45.

    Google Scholar 

  2. W. Luk; S. McKeever. Pebble: a Language for Parametrised and Reconfigurable Hardware Design. In: Field Programmable Logic and Applications (FPL), pp. 9–18, 1998.

    Google Scholar 

  3. P. James-Roxby; S. Guccione. Automated Extraction of Run-time Parameterisable Cores from Programmable Device Configurations. In:Field-Programmable Custom Computing Machines (FCCMt'00), pp. 153–161, 2000.

    Google Scholar 

  4. Xilinx, Inc. The JBits 2.8 SDK for Virtex, 2001.

    Google Scholar 

  5. M. Dyer; C. Plessl; M. Platzner. Partially Reconfigurable Cores for Xilinx Virtex. In: Field Programmable Logic and Applications (FPL), pp. 292–301, 2002.

    Google Scholar 

  6. E. Horta; J. Lockwood; S. Kofuji. Using PARBIT to implement Partial Run-time Reconfigurable Systems. In: Field Programmable Logic and Applications (FPL), pp. 182–191, 2002.

    Google Scholar 

  7. A. Raghavan; P. Sutton. JPG—a Partial Bitstream Generation Tool to Support Partial Reconfiguration in Virtex FPGAs. In: International Parallel and Distributed Processing Symposium (IPDPS), pp. 155–160, 2002.

    Google Scholar 

  8. Xilinx, Inc. Two Flows for Partial Reconfiguration: Module Based or Difference Based. Application Note XAPP290, Version 1.1. http://www.xilinx.com/xapp/xapp290.pdf, November, 2003.

    Google Scholar 

  9. D. Mesquita; F. Moraes; J. Palma; L. Mller; N. Calazans. Remote and Partial Reconfiguration of FPGAs: Tools and Trends. In: 10th Reconfigurable Architectures Workshop (RAW), 2003.

    Google Scholar 

  10. E. Brião. Partial and Dynamic Reconfiguration for Intellectual Property Cores. MSc Dissertation, PUCRS, Faculty of Informatics. 110 p. January, 2004. (In Portuguese)

    Google Scholar 

  11. M. Wirthlin and B. Hutchings. A Dynamic Instruction Set Computer. In: Field-Programmable Custom Computing Machines (FCCM'95), pp. 99–107, 1995.

    Google Scholar 

  12. Altera Corp. Nios Embedded Processor System Development. http://www.altera.com/products/ip/processors/nios/nios-index.html, 2003.

    Google Scholar 

  13. T. Callahan; J. Hauser, J. Wawrzynek. The Garp Architecture and C Compiler. IEEE Computer, vol 33(4), pp. 62–69, 2000.

    Google Scholar 

  14. F. Moraes; N. Calazans. R8 Processor—Architecture and Organization Specification and Design Guidelines. http://www.inf.pucrs.br/~ gaph/Projects/R8/public/R8_arq_spec_eng.pdf, 2003.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), Av. Ipiranga, 6681—Prédio 30/BLOCO 4, 90619-900, Porto Alegre—RS, Brasil

    Fernando Moraes, Ney Calazans, Leandro Möller, Eduardo Brião & Ewerson Carvalho

Authors
  1. Fernando Moraes
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ney Calazans
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Leandro Möller
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Eduardo Brião
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Ewerson Carvalho
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Xilinx, San Jose, USA

    Patrick Lysaght

  2. University of Tübingen, Germany

    Wolfgang Rosenstiel

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer

About this chapter

Cite this chapter

Moraes, F., Calazans, N., Möller, L., Brião, E., Carvalho, E. (2005). Dynamic and Partial Reconfiguration in FPGA SoCs: Requirements Tools and a Case Study. In: Lysaght, P., Rosenstiel, W. (eds) New Algorithms, Architectures and Applications for Reconfigurable Computing. Springer, Boston, MA. https://doi.org/10.1007/1-4020-3128-9_13

Download citation

  • DOI: https://doi.org/10.1007/1-4020-3128-9_13

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-3127-4

  • Online ISBN: 978-1-4020-3128-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation