3.9 Conclusion
The new SystemVerilog procedural constructs and task/function features make it easier for you to create testbenches by making the language look more like other programming language such as C/C++. But stick with SystemVerilog for the additional HDL constructs such as timing controls and four-state logic.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2006). Procedural Statements and Routines. In: Systemverilog for Verification. Springer, Boston, MA. https://doi.org/10.1007/0-387-27038-8_3
Download citation
DOI: https://doi.org/10.1007/0-387-27038-8_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-27036-4
Online ISBN: 978-0-387-27038-8
eBook Packages: EngineeringEngineering (R0)