Skip to main content
SpringerLink
Log in

A coprocessor for high performance multiprocessor Ada tasking

  • Part III: Concurrency And Parallelism In Ada
  • Conference paper
  • First Online:
Ada: The Choice for '92 (Ada-Europe 1991)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 499))

Included in the following conference series:

Abstract

The complex semantics of Ada tasking cause excessive run-time overhead that cannot be avoided even when using the best compiler technology available. It has been demonstrated that special-purpose hardware can reduce the rendezvous latency with 90–99 % depending on the case [Roo89]. All the necessary extra hardware is contained in a single chip coprocessor which easily can be integrated into standard computer hardware. Multiprocessor tasking involves the additional problem of latency and limited bandwidth of the interprocessor communication system. By restructuring the run-time system the communication overhead can be reduced by 90–95 %, which has been demonstrated in a previous project [Lun90]. The success of both these projects has been due to a set of operations or a protocol cleverly tuned to the specific requirements in each case. In the present paper the coprocessor approach will be used and it will be extended to cover also the distributed tasking protocol developed in the previous project.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. Ardö and L. Philipson. Implementation of a Pascal Based Parallel Language for a Multiprocessor Computer. Software — Practice and Experience, 14(7):643–657, July 1984.

    Google Scholar 

  2. A. Ardö. Experimental implementation of an Ada tasking run time system on the multiprocessor computer Cm*. In Proceedings of the Washington Ada Symposium, pages 145–153, March 1984.

    Google Scholar 

  3. MRTSI Task Force Ada Runtime Environment Working Group. A Model Runtime System Interface for Ada. ACM, Ada Letters, Vol. 9 No. 1:84–132, January 1989.

    Google Scholar 

  4. W. C. Brantley, K. P. McAuliffe, and J. Weiss. RP3 Processor-Memory Element. In Proc of the 1985 International Conference on Parallel Processing, pages 782–789, Oct 1985.

    Google Scholar 

  5. Department of Defense, USA. Ada reference manual, February 1983. ANSI/MIL-STD-1815A.

    Google Scholar 

  6. Susan Flynn, Edith Schonberg, and Edmond Schonberg. The Efficient Termination of Ada Tasks in a Distributed Environment. ACM, Ada Letters, Vol 7, November 1987.

    Google Scholar 

  7. Susan Flynn Hummel. SMARTS — Shared-memory Multiprocessor Ada Run Time Supervisor. PhD thesis, New York University, December 1988.

    Google Scholar 

  8. S.C. Johnson. Silicon compiler lets system makers design their own chips. Electronic Design, pages 167–181, October 1984.

    Google Scholar 

  9. L. Lundberg. A Parallel Ada System on an Experimental Multiprocessor. Software Practice and Experience, 19(8):787–800, August 1989.

    Google Scholar 

  10. L. Lundberg. Performance evaluation of parallel Ada programs using an experimental multiprocessor. Technical report, Department of Computer Engineering, Lund University, July 1989.

    Google Scholar 

  11. L. Lundberg. A Protocol to Reduce Global Communication in Distributed Ada Tasking. Journal of Parallel and Distributing Computing, 10(3):261–264, November 1990.

    Article  Google Scholar 

  12. J. Roos. A Real-Time Support Processor for Ada Tasking. In Proceedings of the ACM conference ASPLOS-III, pages 162–171, April 1989.

    Google Scholar 

  13. J. Roos. The Performance of a Prototype Coprocessor for Ada Tasking. In Proceedings of TRI-Ada, December 1990.

    Google Scholar 

  14. P. Stenström, F. Dahlgren, and L. Lundberg. A Lockup-free Multiprocessor Cache Design. Technical report, Department of Computer Engineering, Lund University, January 1991.

    Google Scholar 

  15. P. Stenström and L. Philipson. A layered emulator for design evaluation of MIMD multiprocessors with shared memory. In Proceedings of Parallel Architectures and Languages, Europe, pages 329–341. Springer Verlag, June 1987.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Lund University, P. O. Box 118, S-22100, Lund, Sweden

    Lars Lundberg

Authors
  1. Lars Lundberg
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Dimitris Christodoulakis

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lundberg, L. (1991). A coprocessor for high performance multiprocessor Ada tasking. In: Christodoulakis, D. (eds) Ada: The Choice for '92. Ada-Europe 1991. Lecture Notes in Computer Science, vol 499. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0018494

Download citation

  • DOI: https://doi.org/10.1007/BFb0018494

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-54092-2

  • Online ISBN: 978-3-540-47396-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation