Skip to main content
SpringerLink
Log in

Comparative Analysis of Partial Product Generators for Decimal Multiplication Using Signed-Digit Radix-10, -5 and -4 Encodings

  • Conference paper
  • First Online:
Innovations in Electronics and Communication Engineering

Part of the book series: Lecture Notes in Networks and Systems ((LNNS,volume 107))

Abstract

This paper presents the comparative analysis of partial product generators (PPG) for decimal multiplication using signed digit (SD) radix-10, radix-5 and radix-4 encoding schemes. PPG is the first step in obtaining the multiplication of two given numbers. For recoding of the BCD numbers, we have used 4221, 5211 and 5421 redundant BCD codes. The performance is compared based on the synthesis results obtained. Verilog is used as the hardware description language for the design. Synthesis and simulation is performed using Xilinx Vivado 2016.1.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. G. Jaberipur, A. Kaivani, Improving the speed of parallel decimal multiplication. IEEE Trans. Comput. 58(11), 1539–1552 (2009)

    Article  MathSciNet  Google Scholar 

  2. M. A. Erle, E. M. Schwarz, and M. J. Schulte, Efficient Partial Product Generation. Int. Bus. (2005)

    Google Scholar 

  3. A. Nannarelli, “A Radix-10 Combinational Multiplier,” Electr. Eng., pp. 313–317, 2006

    Google Scholar 

  4. A. Vázquez, E. Antelo, P. Montuschi, A new family of high—Performance parallel decimal multipliers. Proc. Symp. Comput. Arith. 195–204 (2007)

    Google Scholar 

  5. A. Vazquez, E. Antelo, J.D. Bruguera, Fast radix-10 multiplication using redundant BCD codes. IEEE Trans. Comput. 63(8), 1902–1914 (2014)

    Article  MathSciNet  Google Scholar 

  6. A. Vazquez, E. Antelo, P. Montuschi, Improved design of high-performance parallel decimal multipliers. IEEE Trans. Comput. 59(5), 679–693 (2010)

    Article  MathSciNet  Google Scholar 

  7. A. Vazquez, High-performance decimal floating-point units : Ph.D. dissertation, (Jan. 20092014)

    Google Scholar 

  8. A.A. Wahba, H.A.H. Fahmy, Area efficient and fast combined binary/decimal floating point fused multiply add unit. IEEE Trans. Comput. 66(2), 226–239 (2017). https://doi.org/10.1109/TC.2016.2584067

    Article  MathSciNet  MATH  Google Scholar 

  9. S. R. Carlough, E. M. Schwarz, Decimal Multiplication Using Digit Recoding. US 7,136,893 B2, (Nov. 14, 2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Telecommunication Engineering, VSSUT, Burla Sambalpur, Odisha, India

    Dharamvir Kumar & Manoranjan Pradhan

Authors
  1. Dharamvir Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Manoranjan Pradhan
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Dharamvir Kumar .

Editor information

Editors and Affiliations

  1. Guru Nanak Institutions, Hyderabad, Telangana, India

    H. S. Saini

  2. Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India

    R. K. Singh

  3. Department of Electronics and Communication Engineering, Jamia Millia Islamia, New Delhi, Delhi, India

    Mirza Tariq Beg

  4. Indian Institute of Technology Ropar, Rupnagar, Punjab, India

    J. S. Sahambi

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Kumar, D., Pradhan, M. (2020). Comparative Analysis of Partial Product Generators for Decimal Multiplication Using Signed-Digit Radix-10, -5 and -4 Encodings. In: Saini, H.S., Singh, R.K., Tariq Beg, M., Sahambi, J.S. (eds) Innovations in Electronics and Communication Engineering. Lecture Notes in Networks and Systems, vol 107. Springer, Singapore. https://doi.org/10.1007/978-981-15-3172-9_58

Download citation

  • DOI: https://doi.org/10.1007/978-981-15-3172-9_58

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-15-3171-2

  • Online ISBN: 978-981-15-3172-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation