Abstract
The selection of one memory architecture during the system development process is based on an assessment of cost per bit, scalability, and power efficiency and performance values.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Z. Al-Ars, A. van de Goor, J. Braun, D. Richter, Optimizing stresses for testing DRAM cell defects using electrical simulation, in Design Automation and Test in Europe Conference and Exhibition, Munich, 2003
R.J. Baker, Memory circuits—the folded array, in CMOS CircuitDesign, Layout, and Simulation (Wiley-IEEE Press, Piscataway, 2005), pp. 441–446
I. Micron Technologies, NAND Flash Memory Specification MT29F16G08FAA, p. 63 (2006)
E. Gal, S. Toledo, Algorithms and data structures for flashmemories. ACMComput. Surv. 37(2), 138–163 (2005)
A. Jagmohan, M. Franceschini, L. Lastras, Write amplification reduction in NAND flash through multi-write coding, in 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST), pp. 1–6 (2010)
S. Choudhuri, T. Givargis, Deterministic service guarantees for NAND flash using partial block cleaning. J. Softw. 4(7), 728–737 (2009)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Richter, D. (2014). Performance Figures of Non-Volatile Memories. In: Flash Memories. Springer Series in Advanced Microelectronics, vol 40. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-6082-0_3
Download citation
DOI: https://doi.org/10.1007/978-94-007-6082-0_3
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-6081-3
Online ISBN: 978-94-007-6082-0
eBook Packages: EngineeringEngineering (R0)