Skip to main content

Part of the book series: Embedded Systems ((EMSY))

  • 1077 Accesses

Abstract

Besides functional correctness, hard real-time systems have to satisfy timing constraints. The key parameter for timing constraints is the worst-case execution time. In this chapter, common timing analysis techniques found in academia and industry are discussed and the three main classes of approaches for a WCET analysis are presented. The static timing analysis is the only method that guarantees safe WCET estimates. It does not rely on the execution of the code under analysis but derives its timing information from the program code combined with abstract models of the hardware architecture. Next, basic terms involved in the static analysis are discussed. The chapter is concluded with a description of the workflow of the leading static WCET analyzer aiT which is also exploited in this work.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. AbsInt Angewandte Informatik GmbH, Worst-Case Execution Time Analyzer aiT for TriCore. http://www.absint.com/ait, March 2010

  2. S. Byhlin, A. Ermedahl, J. Gustafsson, B. Lisper, Applying static WCET analysis to automotive communication software, in Proceedings of the 17th Euromicro Conference of Real-Time Systems (ECRTS), Palma de Mallorca, Spain, July 2005, pp. 249–258

    Google Scholar 

  3. V. Chvátal, Linear Programming (Freeman, New York, 1983)

    MATH  Google Scholar 

  4. A. Colin, G. Bernat, Scope-Tree: a program representation for symbolic worst-case execution time analysis, in Proceedings of the 14th Euromicro Conference on Real-Time Systems (ECRTS), July 2002, pp. 50–59

    Google Scholar 

  5. P. Cousot, R. Cousot, Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, in Proceedings of the 4th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages (POPL), Los Angeles, USA, January 1977, pp. 238–252

    Google Scholar 

  6. J. Engblom, A. Ermedahl, Modeling complex flows for worst-case execution time analysis, in Proceedings of the 21st IEEE Real-Time Systems Symposium (RTSS), Orlando, USA, November 2000, pp. 163–174

    Google Scholar 

  7. C. Ferdinand, R. Wilhelm, Fast and efficient cache behavior prediction for real-time systems. Real-Time Syst. 17, 131–181 (1999)

    Article  Google Scholar 

  8. C. Ferdinand, R. Heckmann, M. Langenbach et al., Reliable and precise WCET determination for a real-life processor, in Proceedings of the 1st International Workshop on Embedded Software (EMSOFT), Tahoe City, USA, October 2001, pp. 496–485

    Google Scholar 

  9. R.L. Graham, Bounds on multiprocessing timing anomalies. SIAM J. Appl. Math. 17, 416–429 (1969)

    Article  MathSciNet  MATH  Google Scholar 

  10. M. Guthaus, J. Ringenberg, D. Ernst et al., MiBench: a free, commercially representative embedded benchmark suite, in Proceedings of the 4th IEEE International Workshop on Workload Characteristics (WWC), Austin, USA, December 2001, pp. 3–14

    Google Scholar 

  11. R. Heckmann, M. Langenbach, S. Thesing et al., The influence of processor architecture on the design and the results of WCET tools. Proc. IEEE 91(7), 1038–1054 (2003)

    Article  Google Scholar 

  12. N. Holsti, T. Langbacka, S. Saarinen, Using a worst-case execution time tool for real-time verification of the Debie software, in Proceedings of the Conference on Data Systems in Aerospace (DASIA), Montreal, Canada, May 2000, p. 307

    Google Scholar 

  13. R. Kirner, Extending optimising compilation to support worst-case execution time analysis, PhD thesis, Vienna University of Technology, 2003

    Google Scholar 

  14. W. Landi, B.G. Ryder, Pointer-induced aliasing: a problem taxonomy, in Proceedings of the 18th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL), Orlando, USA, January 1991, pp. 93–103

    Google Scholar 

  15. Y.T.S. Li, S. Malik, A. Wolfe, Efficient microarchitecture modeling and path analysis for real-time software, in Proceedings of the 16th IEEE Real-Time Systems Symposium (RTSS), Pisa, Italy, May 1995, pp. 298–307

    Google Scholar 

  16. T. Lundqvist, A WCET analysis method for pipelined microprocessors with cache memories. PhD thesis, Chalmers University of Technology (2002)

    Google Scholar 

  17. Mälardalen WCET Research Group. WCET Benchmarks, http://www.mrtc.mdh.se/projects/wcet, March 2010

  18. S.S. Muchnick, Advanced Compiler Design and Implementation (Morgan Kaufmann, San Francisco, 1997)

    Google Scholar 

  19. J. Reineke, R. Sen, Sound and Efficient WCET analysis in presence of timing anomalies, in Proceedings of 9th International Workshop on Worst-Case Execution Time (WCET) Analysis, Dublin, Ireland, June 2009, pp. 107–117

    Google Scholar 

  20. J. Reineke, B. Wachter, S. Thesing et al., A definition and classification of timing anomalies, in Proceedings of 6th International Workshop on Worst-Case Execution Time Analysis (WCET), Dresden, Germany, July 2006

    Google Scholar 

  21. D. Sehlberg, A. Ermedahl, J. Gustafsson et al., Static WCET analysis of real-time task-oriented code in vehicle control systems, in Proceedings of the 2nd International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (ISOLA), Paphos, Cyprus, November 2006, pp. 212–219

    Google Scholar 

  22. A.C. Shaw, Reasoning about time in higher-level language software. IEEE Trans. Softw. Eng. 15(7), 875–889 (1989)

    Article  Google Scholar 

  23. J. Souyris, E. Le Pavec, G. Himbert et al., Computing the worst case execution time of an avionics program by abstract interpretation, in Proceedings of the 5th International Workshop on Worst-Case Execution Time Analysis (WCET), Palma de Mallorca, Spain, June 2005, pp. 21–49

    Google Scholar 

  24. F. Stappert, A. Ermedahl, J. Engblom, Efficient longest executable path search for programs with complex flows and pipeline effects, in Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Atlanta, USA, November 2001, pp. 132–140

    Google Scholar 

  25. Symtavision GmbH, Scheduling Analysis for ECUs, Buses and Networks, http://www.symtavision.com/symtas.html, March 2010

  26. H. Theiling, Control flow graphs for real-time systems analysis, PhD thesis, Saarland University, 2002

    Google Scholar 

  27. S. Thesing, Safe and precise WCET determinations by abstract interpretation of pipeline models, PhD thesis, Saarland University, 2004

    Google Scholar 

  28. F. Wolf, Behavioral Intervals in Embedded Software: Timing and Power Analysis of Embedded Real-Time Software Processes (Kluwer Academic, Norwell, 2002)

    Book  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Paul Lokuciejewski .

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Lokuciejewski, P., Marwedel, P. (2011). WCET Analysis Techniques. In: Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems. Embedded Systems. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9929-7_2

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9929-7_2

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9928-0

  • Online ISBN: 978-90-481-9929-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics