Abstract
Programmable logic devices (PLDs) are used extensively in the research areas and even in the industrial applications to realize the complex designs due to programmability features. PLDs are used to prototype the ASIC SOCs due to the availability of the configurable logic blocks, multipliers, and DSP blocks. This chapter discusses about the PLD evolution, architecture of FPGA, and why to use FPGA, FPGA design guidelines and the logic realization using FPGAs. Even this chapter discusses about the simulation constructs and the different delays with the basic testbench.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
IEEE standard. http://standards.ieee.org/getieee/1800/download/1800-2012.pdf, www.ieee.org
Altera “Quartus II Handbook”. www.altera.com
Xilinx ISE simulation and synthesis guide. www.xilinx.com/support/documentation/sw_manuals/xilinx14…/sim.pdf, www.xilinx.com
Wolf W (2005) FPGA based system design. Prentice Hall
Altera Quartus II documentation. www.altera.com/literature/hb/qts/quartusii_handbook.pdf, www.altera.com
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer India
About this chapter
Cite this chapter
Taraate, V. (2016). Simulation Concepts and PLD-Based Designs. In: Digital Logic Design Using Verilog. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2791-5_9
Download citation
DOI: https://doi.org/10.1007/978-81-322-2791-5_9
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-2789-2
Online ISBN: 978-81-322-2791-5
eBook Packages: EngineeringEngineering (R0)