Skip to main content
SpringerLink
Log in

Rechnerarchitekturen für Parallele und Verteilte Systeme

  • Chapter
  • First Online:
Masterkurs Parallele und Verteilte Systeme

  • 11k Accesses

Zusammenfassung

Zur Erhöhung der Rechenleistung durch parallele Auslegung und Vervielfachung der Prozessoren kristallisieren sich heute vier Möglichkeiten auf unterschiedlichen Rechnerarchitekturen heraus:

  1. 1.

    Eng gekoppelte Multiprozessoren und Multicore-Prozessoren

    Eine Möglichkeit, die Verarbeitungsgeschwindigkeit von Prozessoren zu erhöhen, ist die Koppelung von mehreren Prozessoren. Auf diese Weise kann ein erhöhter Systemdurchsatz erreicht werden, wenn verschiedene Prozesse oder Threads echt parallel auf verschiedenen Prozessoren ausgeführt werden und nicht quasi parallel (durch Prozessumschaltung), wie bei Einprozessorsystemen.

    Ein erhöhter Systemdurchsatz ist vor allem bei parallelen Servern erwünscht, die für jede eingehende Anfrage (Request) einen Thread zur Bearbeitung der Anfrage starten. Dies bewirkt dann beim Server eine Erhöhung der Anzahl der zu verarbeitenden Anfragen pro Zeiteinheit. Beim eng gekoppelten Multiprozessor (tightly coupled), nutzen alle CPUs den Hauptspeicher gemeinsam. Die Synchronisation, Koordination und Kommunikation der parallelen Prozesse auf den verschiedenen CPUs geschieht über den gemeinsamen Speicher. Die einzelnen Prozessoren können ganz einfach in den gemeinsamen Speicher lesen und schreiben (siehe Abschn. 2.1).

  2. 2.

    General Purpose Computation on Graphic Processing Unit (GPGPU) und massive parallele Architekturen

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 49.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 64.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Literatur

  1. AMD Processors for Servers and Workstations: AMD OpteronTM Processor. http://www.amdcompare.com.us-en/Opteron/, 2006.

    Google Scholar 

  2. AMD: AMD RadeonTM HD 7970 GHz Edition Grafikkarte, http://www.amd.com/de/products/desktop/graphics/7000/7970ghz/Pages/radeon-7970GHz.aspx, 2013.

    Google Scholar 

  3. Ananian C.S., Asanovic K., Kuszmaul B. C., Leierson C. E., Leierson C.E., Lie S.: Unbounded Transactional Memory. IEEE Micro, Vol. 26, No. 1, Jan. Febr. 2006.

    Google Scholar 

  4. Archibald J., Baer J.-L.: Cache Coherence Protocols: Evaluation Using a Multiprocessors Simulation Model. ACM Transactions on Computer Systems, Vol. 4, No. 4,p\hack{\break} 1986.

    Google Scholar 

  5. Adve S.V., Gharachorloo K.: Shared Memory Consistency Models: A Tutorial. IEEE Computer, Vol. 29, No. 12, Dec. 1996.

    Google Scholar 

  6. Adl-Tabatabai A.R., Kozyrakis C., Saha B.: Unlocking Concurrency, Multicore Programming with Transactional Memory. ACM Queue Vol. 4, No. 10, December/January 2006–2007.

    Google Scholar 

  7. Aggarwal N., Ranganathan P. Jouppi N.P., Smith J.E.: Isolation in Commodity Multicore Processors. IEEE Computer, Vol. 40, No. 6, June 2007.

    Google Scholar 

  8. Backus J.: Can programming be liberated from the von Neumann style? A functional style and its algebra of programs. Communications of the ACM Vol. 21, No. 8, August 1978.

    Google Scholar 

  9. Baumann A., Barham P., Dagand P.E., Harris T, Isaacs R., Peter S., Roscoe T, Schüpbach A., Inghania A.: The Multikernel: A new OS architecture for scalable multicore systems. Proceedings of the 22nd ACM Symposium on OS Principles, Big Sky, MT, USA, October 2009.

    Book  Google Scholar 

  10. BBN Advanced Computers Inc, TC-2000 Technical Product Summary, 1989.

    Google Scholar 

  11. Bovet D.P., Cesati M.: Understanding the Linux Kernel. Second Edition. O’Reilly & Associates Inc. 2003.

    Google Scholar 

  12. Barroso L.A., Dean J. Hölzle U.: Web Search for a Planet: The Goggle Cluster Architecture. IEEE Micro, Vol. 23, No. 2, 2003.

    Google Scholar 

  13. Brinch Hansen P.: A comparison of two synchronising concepts. Acta Informatica, No. 1, 1972.

    Google Scholar 

  14. Bauke H., Mertens S.: Cluster Computing, Praktische Einführung in das Hochleistungsrechnen auf Linux-Clustern. Springer Verlag 2006.

    MATH  Google Scholar 

  15. Bode A.: Multicore-Architekturen. Informatik Spektrum, Band 29, Heft 5, Okt. 2006.

    Google Scholar 

  16. Brin S., Page L:. The Anatomy of a Large Scale Hypertextual Web SearchEngine. http://www-db.stanford.edu/pub/papers/google.pdf, 2006.

    Google Scholar 

  17. Bossen D.C., Tendler J.M., Reick K.: Power4 System Design for High Reliabilty. IEEE Micro, Vol. 22, No. 2, March/April 2002.

    Google Scholar 

  18. The Cell Chip: Informationen über den Multi-Core-Prozessor. http://www.the-cell-chip.de, 2007.

    Google Scholar 

  19. NVIDIA: CUDA C Programming Guide, PG-02829-001_v5.0, Design Guide, http://docs.nvidia.com/cuda/pdf/CUDA_C_Programming_Guide.pdf, Oct 2012.

    Google Scholar 

  20. Dijkstra E.W.: Cooperating Sequential Processes. Technological University, Eindhoven, The Netherlands, 1965. (Reprinted in Great Papers in Computer Science. Laplante P. ed., IEEE Press, New York, NY, 1996)

    Google Scholar 

  21. Duncan R.: A Survey of Parallel Computer Architectures. IEEE Computer. Vol. 23, No. 2, February 1990.

    Google Scholar 

  22. Dean J., Ghemawat S.: MapReduce: A flexible Data Processing Tool. Communication of the ACM, Vol. 53, No. 01, 01/2010.

    Google Scholar 

  23. ETH Zürich Systems Group: The Barrelfish Operating System. http://www.barrelfish.org. 2013.

    Google Scholar 

  24. Eggers S.J., Emer J.S., Levy H.M., Lo J.L., Stamm R.L., Tullsen D.M.: Simultaneous MultiThreading: A platform for Next-Generation Processors. IEEE Micro, Vol. 17, No. 5, Sept/Oct 1997.

    Google Scholar 

  25. NVIDIA: Nividia’s Next Generation CUDA Compute Architecture: FermiTM, Whitepaper, http://www.nvidia.de/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf, 2009.

    Google Scholar 

  26. Gelsinger, P.P.: Microprozessors for the New Millenium. Challenges, Opportunities and New Frontiers. ICSS February 2001.

    Google Scholar 

  27. NVIDIA: GeForce GTX 680, http://www.nvidia.de/object/geforce-gtx-680-de.html#pdpContent=2, 2013.

    Google Scholar 

  28. Gschwind M., Erb D., Manning S., Nutter M.; An Open Source Environment for Cell Broadband Engine System Software. IEEE Computer, Vol. 40, No. 6, 2007.

    Google Scholar 

  29. Gonzalez R. Gordon B. Horowitz M.: Supply and Threshold Voltage Scaling for Low-Power CMOS. IEEE Jornal Solid-State Circuits, Vol. 32, No. 8, Aug 1997.

    Google Scholar 

  30. Gottlieb A., Grishman R., Kruskal C.P., McAuliffe K. P, Rudolph L., Snir M.: The NYU ultracomputer: Designing a MIMD, shared memory parallel computer. IEEE Transactions on Computers, Vol. 32, No. 2, 1983.

    Google Scholar 

  31. Ghernawatt S., Gobioff H., Leung S.: The Goggle File System. Proceeding of the 19th ACM Symposium on Operating Systems Principles. Oct. 2003.

    Google Scholar 

  32. Gschwind M., Hofstee H.P., Flachs B., et. al.: Synergistic Processing in Cell’s Multicore Architecture. IEEE Micro, Vol. 26, No. 2, March/April 2006.

    Google Scholar 

  33. Graunke G., Thakkar S.: Synchronization Algorithms for Shared Memory Multiprocessors. IEEE Computer, Vol. 23, No. 6, June 1990.

    Google Scholar 

  34. Welcome to Apache™ Hadoop®!, http://hadoop.apache.org/, 2013.

    Google Scholar 

  35. Herlihy M.: Wait-Free Synchronisation. ACM Transaction on Programming Languages and Systems. Vol. 11, No. 1, Jan. 1991.

    Google Scholar 

  36. Handy J.: The Cache Memory Book. Academic Press Inc. 1993.

    MATH  Google Scholar 

  37. Hawking D.: Web Search Engines: Part 1: IEEE Computer, Vol. 39, No. 6, June 2006.

    Google Scholar 

  38. Hawking D.: Web Search Engines: Part 2. IEEE Computer, Vol. 39, No. 8, August 2006.

    Google Scholar 

  39. Hwang K., Briggs F. A.: Computer Architecture and Parallel Processing. McGraw Hill 1984.

    MATH  Google Scholar 

  40. Harris T., Cristal A., Unsal O.S., et al.: Transactional Memory: An Overview. IEEE Micro, Vol. 27, No. 3, May/June 2007.

    Google Scholar 

  41. Harris T., Fraser K.: Language Support for Lightweight Transactions. Proceedings of the 18th annual ACM SIGPLAN conference on Object-oriented programing, systems, languages, and applications. Anaheim, ACM SIGPLAN Notices Vol. 38, No. 11, 2003.

    Google Scholar 

  42. Harris T., Fraser K.: Concurrent Programming Without Locks. ACM Transactions on Computer Systems, Vol. 25, No. 2, Articles 4–5, 2007.

    Google Scholar 

  43. Hagerstein E., Landin A., Haridi S.: DDM – A Cache-Only Memory Architecture. IEEE Computer, Vol. 25, No. 9, Sept. 1992.

    Google Scholar 

  44. Herlihy M., Moss E.: Transactional memory; Architectural support for lock-free datastructures. In Proceedings of the 20th Annual International Symposium on Computer Architecture, San Diego, CA, May 1993.

    Google Scholar 

  45. Harris T., Marlow S., Jones S.P. Herily M.: Composable Memory Transactions. ACM Conference on Principles and Practice of Parallelel Programming 2005.

    Book  Google Scholar 

  46. Hammond L., Nayfeh B.A., Olukotun K.: A Single-Chip Multiprocessor Computer. Vol. 30., No. 9, Sept. 1997.

    Google Scholar 

  47. Hoare C.A.R: Towards a theory of parallel programming. In: Hoare C.A.R. and Perott R.H, Eds.: Operating Systems Techniques. Academic Press, New York, NY, 1972.

    Google Scholar 

  48. Hennessy J. L., Patterson D.A.: Computer Architecture, A Quantitative Approach, 4rd Edition, Morgan Kaufmann Publishing Co., Menlo Park, CA. 2006.

    MATH  Google Scholar 

  49. Intel CORETM Duo Processor – Technical Documents. http://www.intel.com/design/mobile/core/duodocumentation.html

  50. Intel Labs: The SCC Platform Overview, Revision 0.7. www.intel.com/content/dam/www/public/us/en/documents/technology-briefs/intel-labs-single-chip-platform-overview-paper.pdf, 2010.

    Google Scholar 

  51. IBM RS/6000 SP System. http://www.rs6000.ibm.com/hardware/largescale/index.html. 2006.

  52. Jerraya A., A., Wolf W.; Multiprocessor Systems-on-Chips. Elsevier Inc. 2005.

    Google Scholar 

  53. Kongetira P., Aingaran K., Olukoton K.: Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro, Vol. 25, No. 2, March/April 2005.

    Google Scholar 

  54. Kahle J. A., Day M. N., Hofstee H.P. et. al.: Introduction to the Cell Multiprocessors. IBM J. Research and Development, Vol. 49, No. 4/5, 2005.

    Google Scholar 

  55. Keltcher, C. N., McGrath K. J., Ahmed A., Conway P.: The AMD Opteron Processor for Multiprocessor Servers. IEEE Micro, Vol. 23, No. 2, March/April 2003.

    Google Scholar 

  56. Kirk D.B., Hwu W.-M., W.: Programming Massively Parallel Processors: A Hands-on Approach. 2nd revised Edition. Morgan Kaufman 2012.

    Google Scholar 

  57. Kistler M., Perrone M., Petrini F.: Cell Multiprocessor Communictaion Network: Built for Speed. IEEE Micro Vol. 26, No. 3, May/June 2006.

    Google Scholar 

  58. Kung H.T., Robison J. T.: On Optimistic Methods for Concurrency Control. ACM Trans. Database Systems, Vol. 6, No. 2, 1981.

    Google Scholar 

  59. Lamport L.: How to Make a Multiprocessor Computer that Correctly Executes Multiprocessor Programs. IEEE Trans. On Computers, Bd C-28, S. 690–691, Sept. 1979.

    Article  Google Scholar 

  60. Lilja D. J.: Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons. ACM Computing Surveys Vol. 26, No. 3, Sept.1993.

    Google Scholar 

  61. Lindholm E., Nickolls J., Oberman S., Montrym J.: NVIDIA TESLA: A Unified Graphics and Computing Architecture. IEEE Micro, Vol. 28 No. 2, March/April 2008.

    Google Scholar 

  62. Märtin C.: Rechnerarchitekturen, CPUs, Systeme, Software-Schnittstellen. Fachbuchverlag Leipzig 2001.

    Google Scholar 

  63. Marr D. et al.: Hyper-Threading Technology Architecture and Microarchitecture: A Hypertext History. Intel Technology Journal, Vol. 6, No. 3, Feb 2002.

    Google Scholar 

  64. Maurer C.: Grundzüge der Nichtsequentiellen Programmierung. Springer Verlag 1999.

    Book  MATH  Google Scholar 

  65. McDonald A., Carlstrom, B., Chung J.: Transactional Memory: The Hardware-Software Interface. IEEE Micro, Vol. 27, No. 1, Jan./Febr. 2007.

    Google Scholar 

  66. Nitzberg B. Lo V.: Distributed Shared Memory: A Survey of Issues and Algorithms. IEEE Computer Vol. 24, No. 6., August 1991.

    Google Scholar 

  67. Przybylsku S. A.: Cache and Memory Hierarchy Design. A Performance-Directed Approach. Morgan Kaufmann Publisheres, Inc. 1990.

    Google Scholar 

  68. Pfister G.F., Brantley W.C., George D. A., et al.: The IBM research parallel Processor prototype (RP3): Introduction and architecture. In Proceedings International Conference on Parallel Processing, pages 764–771, 1985.

    Google Scholar 

  69. Protic J., Tomasevic M., Milutinovic V.: Distributed Shared Memory. Concepts and Systems. IEEE Computer Society Press, 1998.

    Google Scholar 

  70. Richter H.: Verbindungsnetzwerke für parallele und verteilte Systeme. Spektrum Akademischer Verlag 1997.

    MATH  Google Scholar 

  71. Rettberg R., Thomas R.: Contention is no Obstacle to Shared-Memory Multiprocessing. Communications of the ACM, Vol. 29, No, 12, Dec 1986.

    Google Scholar 

  72. Radiewicz R., Wang X. : Porting Barrelfish to the Tilera TILEPro64 Architecture. Master of Science Thesis, Stockholm, Sweden http://www.diva-portal.org/smash/get/diva2:635212/FULLTEXT01.pdf, 2013

    Google Scholar 

  73. Struck N.: Mehr Performance und Skalierbarkeit mit Multicore-Prozessoren. Betriebssysteme helfen beim Wechsel. WEKA Fachzeitschriften-Verlag GmbH Elektronik 06/2006. Auch verfügbar unter: http://www.elektoniknet.de/index.php?id=706&tx_jppageteaser_pi1[backId]=734.

    Google Scholar 

  74. Sun: Throughput Computing. http://www.sun.com/processors/throughput/, 2007.

    Google Scholar 

  75. Stenström P.: A Survey of Cache Coherence Schemes for Multiprocessors. IEEE Computer, Vol. 23, No. 6, June 1990.

    Google Scholar 

  76. Sinha P., K.: Distributed Operating Systems. Concepts and Design. IEEE Press 1997.

    MATH  Google Scholar 

  77. SGI Altix Family. High Productivity Servers, Clusters and Supercomputers. http://www.sgi.com/products/servers/altix/. 2007.

    Google Scholar 

  78. Software transactional memory. Wikipedia: http://en.wikipedia.org/wiki/Software_transactional_memory, 2007.

    Google Scholar 

  79. Salapura V., Walkup R., Gara A.: Exploiting Workload Parallelism for Performance and Power Optimization in Blue Gene. IEEE Micro Vol. 26, No. 5, Sept. Oct. 2006.

    Google Scholar 

  80. Tanenbaum A. S.: Computerarchitektur, Strukturen, Konzepte – Grundlagen. 5. Auflage, Pearson Studium 2006.

    Google Scholar 

  81. Tilera Coperation : Tile Processor Architecture, Overview for the Tile Pro Series, Release 1.2, http://www.tilera.com/scm/docs/UG120-Architecture-Overview-TILEPro.pdf, Febr. 2013.

    Google Scholar 

  82. Tilera Homepage. www.tilera.com, 2014.

  83. Tanenbaum A. S.: Distributed Operating Systems. Prentice Hall Inc., 1995.

    Google Scholar 

  84. Tullsen D.M., Eggers S. J., Emer J.S. et al.: Exploiting Choice: Instruction Fetch and Issue and Implementable Simultaneous Multithreading Processor. Proc. 23nd Annual Intern. Symp. On Computer Architecture, Philadelphia, PA 1996.

    Book  Google Scholar 

  85. Top500.org: http://www.top500.org/ 2006.

  86. University of Cambridge, Computer Laboratory: Practical lock-free data structures. http://www.cl.cam.ac.uk/netos/lock-free, 2007.

    Google Scholar 

  87. Wikipedia: Inverted Index. 2006. http://en.wikipedia.org/wiki/Inverted_index, 2006.

    Google Scholar 

  88. Wentzlaff D., Griffin P., Hoffmann H., Bao L.,Edwards B., Ramey C., Mattina M., Miao C.-C, Brown III J.F., Agarwal A.: On-Chip Interconnection Architecture Of The Tile Processor, Vol. 27, No 5, September/October 2007.

    Google Scholar 

  89. Wijngaart R.F., Mattson T.G., Haas W. Ligth-weigth communications oh Intel’s single-chip cloud computer processor. ACM SIGOPS Operating Systems Review, Vol. 45, No. 1, Jan 2011.

    Google Scholar 

  90. Zobel J., Moffat A.: Inverted Files for Text Search Engines. ACM Computing Surveys, Vol. 38, No. 2, 2006.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Fachbereich Informatik, Fachhochschule Frankfurt am Main, Frankfurt, Deutschland

    Christian Baun

  2. Fakultät für Informatik, Hochschule Mannheim, Mannheim, Deutschland

    Günther Bengel

  3. Steinbuch Centre for Computing (SCC), Karlsruhe Institut für Technologie (KIT), Eggenstein-Leopoldshafen, Deutschland

    Marcel Kunze

  4. Institut für Angewandte Informatik (IAI), Karlsruher Institut für Technologie (KIT), Eggenstein-Leopoldshafen, Deutschland

    Karl-Uwe Stucky

Authors
  1. Christian Baun
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Günther Bengel
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Marcel Kunze
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Karl-Uwe Stucky
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer Fachmedien Wiesbaden

About this chapter

Cite this chapter

Baun, C., Bengel, G., Kunze, M., Stucky, KU. (2015). Rechnerarchitekturen für Parallele und Verteilte Systeme. In: Masterkurs Parallele und Verteilte Systeme. Springer Vieweg, Wiesbaden. https://doi.org/10.1007/978-3-8348-2151-5_2

Download citation

Publish with us

Policies and ethics

Search

Navigation