Zusammenfassung
In diesem Kapitel erlernen Sie
-
den Auswahlprozess, der zum AES geführt hat,
-
die Ver- und Entschlüsselungsfunktion von AES,
-
die interne Struktur von AES, namentlich
-
Byte-Substitution-Schicht,
-
Diffusionsschicht,
-
Key-Addition-Schicht,
-
Schlüsselfahrplan;
-
-
die Grundlagen zu endlichen Körpern,
-
Implementierungseigenschaften von AES.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Notes
- 1.
In der Mathematik werden diese Tafeln auch Verknüpfungstafeln genannt und in der Gruppentheorie Cayley-Tafeln.
Literatur
N. Biggs, Discrete Mathematics, 2. Aufl. (Oxford University Press, New York, 2002)
Andrey Bogdanov, Dmitry Khovratovich, Christian Rechberger, Biclique cryptanalysis of the full AES, in Advances in Cryptology – ASIACRYPT ’11 (Springer, Berlin, Heidelberg, 2011), S. 344–371
P. Chodowiec, K. Gaj, Very compact FPGA implementation of the AES algorithm, In CHES ’03: Proceedings of the 5th International Workshop on Cryptographic Hardware and Embedded Systems hrsg. von C. D. Walter, Ć. K. Koć, C. Paar. LNCS, Bd. 2779 (Springer, 2003), S. 319–333
C. Cid, S. Murphy, M. Robshaw, Algebraic Aspects of the Advanced Encryption Standard, (Springer, 2006)
J. Daemen, V. Rijmen, AES Proposal: Rijndael, First Advanced Encryption Standard (AES) Conference, Ventura, California, USA, 1998
Joan Daemen, Vincent Rijmen, The Design of Rijndael (Springer, 2002)
Saar Drimer, Tim Güneysu, Christof Paar, DSPs, BRAMs and a Pinch of Logic: New Recipes for AES on FPGAs, in IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) (2008), S. 99–108
AES Lounge (2007), http://www.iaik.tu-graz.ac.at/research/krypto/AES/. Zugegriffen am 1. April 2016
M. Feldhofer, J. Wolkerstorfer, V. Rijmen, AES implementation on a grain of sand, Information Security, IEE Proceedings 152(1), 13–20 (2005)
Tim Good, Mohammed Benaissa, AES on FPGA from the fastest to the smallest, in CHES ’05: Proceedings of the 7th International Workshop on Cryptographic Hardware and Embedded Systems (2005), S. 427–440
Shay Gueron, Intel’s new AES instructions for enhanced performance and security, in Fast Software Encryption, 16th International Workshop, FSE 2009, Leuven, Belgium, February 22–25, 2009, Revised Selected Papers (2009), S. 51–66
Çetin Kaya Koć, Cryptographic Engineering (Springer, 2008)
Rudolf Lidl, Harald Niederreiter, Introduction to Finite Fields and Their Applications, 2. Aufl. (Cambridge University Press, 1994)
Mitsuru Matsui, How far can we go on the x64 processors?, in FSE: Fast Software Encryption. LNCS, Bd. 4047 (Springer, 2006), S. 341–358
Mitsuru Matsui, S. Fukuda, How to maximize software performance of symmetric primitives on Pentium III and 4 processors, in FSE: Fast Software Encryption. LNCS, Bd. 3557 (Springer, 2005), S. 398–412
Mitsuru Matsui, Junko Nakajima, On the power of bitslice implementation on Intel Core2 processor, in CHES ’07: Proceedings of the 9th International Workshop on Cryptographic Hardware and Embedded Systems (Springer, 2007), S. 121–134
Sean Murphy, Matthew J. B. Robshaw, Essential algebraic structure within the AES, in CRYPTO ’02: Proceedings of the 22nd Annual International Cryptology Conference, Advances in Cryptology (Springer, 2002), S. 1–16
WAIFI – International Workshop on the Arithmetic of Finite Fields, http://www.waifi.org/. Zugegriffen am 1. April 2016
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Pelzl, J., Paar, C. (2016). Der Advanced Encryption Standard. In: Kryptografie verständlich. eXamen.press. Springer Vieweg, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-49297-0_4
Download citation
DOI: https://doi.org/10.1007/978-3-662-49297-0_4
Published:
Publisher Name: Springer Vieweg, Berlin, Heidelberg
Print ISBN: 978-3-662-49296-3
Online ISBN: 978-3-662-49297-0
eBook Packages: Computer Science and Engineering (German Language)